# CS612

# Algorithms for Electronic Design Automation

# **Background and Introduction**

Mustafa Ozdal

CS 612 – Lecture 2

Mustafa Ozdal Computer Engineering Department, Bilkent University

### SOME SLIDES ARE FROM THE BOOK: VLSI Physical Design: From Graph Partitioning to Timing Closure MODIFICATIONS WERE MADE ON THE ORIGINAL SLIDES

### **Chapter 1 – Introduction**



Original Authors: Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 1: Introduction

#### Moore's Law

In 1965, Gordon Moore (Fairchild) stated that the number of transistors on an IC would double every year. 10 years later, he revised his statement, asserting that they double every 18 months. Since then, this "rule" has been famously known as Moore's Law.



Without the design technology innovations between 1993 and 2007, the design cost of a chip would have been \$1800M



Time Period	Circuit and Physical Design Process Advancements
1950 -1965	Manual design only.
1965 -1975	Layout editors, e.g., place and route tools, first developed for printed circuit boards.
1975 -1985	More advanced tools for ICs and PCBs, with more sophisticated algorithms.
1985 -1990	First performance-driven tools and parallel optimization algorithms for layout; better understanding of underlying theory (graph theory, solution complexity, etc.).
1990 -2000	First over-the-cell routing, first 3D and multilayer placement and routing techniques developed. Automated circuit synthesis and routability-oriented design become dominant. Start of parallelizing workloads. Emergence of physical synthesis.
2000 - now	Design for Manufacturability (DFM), optical proximity correction (OPC), and other techniques emerge at the design-manufacturing interface. Increased reusability of blocks, including intellectual property (IP) blocks.











# **Physical Design**









# **VLSI** Design Styles

# □ Full-custom design

Direct transistor-level design Max flexibility, few constraints Potential to highly optimize, but high design cost Critical and high-volume parts that will be replicated

Semi-custom design

**Cell-based:** Standard and macro cells

Many pre-designed elements in the libraries

Array-based: Configure the pre-fabricated elements
 e.g. FPGA

CS 612 – Lecture 2

Mustafa Ozdal Computer Engineering Department, Bilkent University Common digital cells







# **Cell Placement**



# Standard cell layout with a feedthrough cell



# Standard cell layout using over-the-cell (OTC routing



# **Over-the-cell routing**



# **Routing Between Two Pins**



### Layout with macro cells



# Why Cell Based Design?

# □ Easier to design, optimize and verify

- Reuse of components
- Performance of each cell pre-characterized
- Transistor-level design constraints already handled
- Complexities abstracted in the cell definition
- Optimization easier

# Disadvantage: Less room for optimization

■ Cannot have a cell for every single complex logic function

## Field Programmable Gate Array (FPGA)

### After fabrication:

Each logic element can be configured to implement different functions Each switchbox can be configured to change the connectivity



Categories of design rules

- Size rules, such as *minimum width*: The dimensions of any component (shape), e.g., length of a boundary edge or area of the shape, cannot be smaller than given minimum values. These values vary across different metal layers.
- Separation rules, such as *minimum separation*: Two shapes, either on the same layer or on adjacent layers, must be a minimum (rectilinear or Euclidean diagonal) distance apart.
- Overlap rules, such as *minimum overlap*: Two connected shapes on adjacent layers must have a certain amount of overlap due to inaccuracy of mask alignment to previously-made patterns on the wafer.

## **1.4. Design Rules**

### Categories of design rules



 $\lambda$ : smallest meaningful technology-dependent unit of length

Minimum Width: *a* Minimum Separation: *b*, *c*, *d* Minimum Overlap: *e* 

### Types of constraints

- Technology constraints enable fabrication for a specific technology node and are derived from technology restrictions. Examples include minimum layout widths and spacing values between layout shapes.
- Electrical constraints ensure the desired electrical behavior of the design. Examples include meeting maximum timing constraints for signal delay and staying below maximum coupling capacitances.
- Geometry (design methodology) constraints are introduced to reduce the overall complexity of the design process. Examples include the use of preferred wiring directions during routing, and the placement of standard cells in rows.

## Runtime complexity

- Runtime complexity: the time required by the algorithm to complete as a function of some natural measure of the problem size, allows comparing the scalability of various algorithms
- Complexity is represented in an asymptotic sense, with respect to the input size n, using big-Oh notation or O(...)
- Runtime t(n) is order f(n), written as t(n) = O(f(n))
  where k is a real number
  lit

$$\lim_{n \to \infty} \left| \frac{t(n)}{f(n)} \right| = k$$

• Example:  $t(n) = 7n! + n^2 + 100$ , then t(n) = O(n!)because n! is the fastest growing term as  $n \to \infty$ .

# **1.6 Algorithms and Complexity**

## Runtime complexity

- Example: Exhaustively Enumerating All Placement Possibilities
  - Given: *n* cells
  - Task: find a single-row placement of *n* cells with minimum total wirelength by using exhaustive enumeration.
  - Solution: The solution space consists of *n*! placement options. If generating and evaluating the wirelength of each possible placement solution takes 1  $\mu$ s and *n* = 20, the total time needed to find an optimal solution would be 77,147 years!
- A number of physical design problems have best-known algorithm complexities that grow exponentially with n, e.g., O(n!),  $O(n^n)$ , and  $O(2^n)$ .
- Many of these problems are NP-hard (NP: non-deterministic polynomial time)
  - No known algorithms can ensure, in a time-efficient manner, globally optimal solution
- ⇒ Heuristic algorithms are used to find near-optimal solutions

## Heuristic algorithms

- **Deterministic**: All decisions made by the algorithm are repeatable, i.e., not random. One example of a deterministic heuristic is *A*\* *shortest path algorithm*.
- **Stochastic**: Some decisions made by the algorithm are made randomly, e.g., using a pseudo-random number generator. Thus, two independent runs of the algorithm will produce two different solutions with high probability. One example of a stochastic algorithm is *simulated annealing*.
- In terms of structure, a heuristic algorithm can be
  - Constructive: The heuristic starts with an initial, incomplete (partial) solution and adds components until a complete solution is obtained.
  - Iterative: The heuristic starts with a complete solution and repeatedly improves the current solution until a preset termination criterion is reached.

# **1.6 Algorithms and Complexity**







Directed acyclic graph





Directed tree





Rectilinear minimum spanning tree (RMST)



Rectilinear Steiner minimum tree (RSMT)



#### Netlist



( <b>a</b> :	<b>N</b> <sub>1</sub> )					
(b:	$N_2$ )					
( <i>C</i> :	N <sub>5</sub> )					
( <b>x</b> :	<i>IN</i> 1	<b>N</b> <sub>1</sub> ,	IN2	N <sub>2</sub> ,	$OUT N_3$ )	
( <u>y</u> :	<i>IN</i> 1	<b>N</b> <sub>1</sub> ,	IN2	N <sub>2</sub> ,	$OUT N_4$ )	
( <i>Z</i> :	IN1	N <sub>3</sub> ,	IN2	N <sub>4</sub> ,	$OUT N_5)$	

**Pin-Oriented Netlist** 

(*N*<sub>1</sub>: *a*, *x*.*IN*1, *y*.*IN*1) (*N*<sub>2</sub>: *b*, *x*.*IN*2, *y*.*IN*2) (*N*<sub>3</sub>: *x*.*OUT*, *z*.*IN*1) (*N*<sub>4</sub>: *y*.*OUT*, *z*.*IN*2) (*N*<sub>5</sub>: *z*.*OUT*, *c*)

#### **Net-Oriented Netlist**

### Connectivity graph





### Connectivity matrix



	а	b	X	У	Ζ	С
а	0	0	1	1	0	0
b	0	0	1	1	0	0
X	1	1	0	2	1	0
У	1	1	2	0	1	0
Ζ	0	0	1	1	0	1
С	0	0	0	0	1	0

Distance metric between two points  $P_1(x_1, y_1)$  and  $P_2(x_2, y_2)$ 

$$d = \sqrt[n]{|x_2 - x_1|^n} + |y_2 - y_1|^n}$$
  
with  $n = 2$ : Euclidean distance  $d_E(P_1, P_2) = \sqrt{(x_2 - x_1)^2 + (y_2 - y_1)^2}$   
 $n = 1$ : Manhattan distance  $d_M(P_1, P_2) = |x_2 - x_1| + |y_2 - y_1|$   
 $P_1(2,4)$   $d_E = 5$   
 $d_E = 5$   
 $d_M = 7$   $P_2(6,1)$ 

- 2.1 Introduction
- 2.2 Terminology
- 2.3 Optimization Goals
- 2.4 Partitioning Algorithms
  - 2.4.1 Kernighan-Lin (KL) Algorithm
  - 2.4.2 Extensions of the Kernighan-Lin Algorithm
  - 2.4.3 Fiduccia-Mattheyses (FM) Algorithm
- 2.5 Framework for Multilevel Partitioning
  - 2.5.1 Clustering
  - 2.5.2 Multilevel Partitioning
- 2.6 System Partitioning onto Multiple FPGAs