VERILOG EXAMPLES
always
block
counter
for
forever
fulladd
func2
imp_del
initial
memory
mux1
mux2
mux4
repeat
sig-ctrl
task
while