# CS 423 Computer Architecture Fall 2009


# Lecture 03: Pipelining Continued

Ozcan Ozturk

http://www.cs.bilkent.edu.tr/~ozturk/cs423/ [Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005, UCB]

CS423 L03 Pipelining.1 Spring, 2012

### **Review: MIPS Pipeline Data and Control Paths**




CS423 L03 Pipelining.2 Spring, 2012

# **Control Settings**

|     | EX Stage   |            |            |            | MEM Stage |             |              | WB Stage     |              |
|-----|------------|------------|------------|------------|-----------|-------------|--------------|--------------|--------------|
|     | Reg<br>Dst | ALU<br>Op1 | ALU<br>Op0 | ALU<br>Src | Brch      | Mem<br>Read | Mem<br>Write | Reg<br>Write | Mem<br>toReg |
| R   | 1          | 1          | 0          | 0          | 0         | 0           | 0            | 1            | 0            |
| lw  | 0          | 0          | 0          | 1          | 0         | 1           | 0            | 1            | 1            |
| SW  | X          | 0          | 0          | 1          | 0         | 0           | 1            | 0            | Х            |
| beq | X          | 0          | 1          | 0          | 1         | 0           | 0            | 0            | X            |


CS423 L03 Pipelining.3 Spring, 2012

#### Review: One Way to "Fix" a Data Hazard



CS423 L03 Pipelining.4 Spring, 2012

#### Review: Another Way to "Fix" a Data Hazard



CS423 L03 Pipelining.5 Spring, 2012

### **Data Forwarding (aka Bypassing)**

- Take the result from the earliest point that it exists in any of the pipeline state registers and forward it to the functional units (e.g., the ALU) that need it that cycle
- For ALU functional unit: the inputs can come from any pipeline register rather than just from ID/EX by
  - adding multiplexors to the inputs of the ALU
  - connecting the Rd write data in EX/MEM or MEM/WB to either (or both) of the EX's stage Rs and Rt ALU mux inputs
  - adding the proper control hardware to control the new muxes
- Other functional units may need similar forwarding logic (e.g., the DM)
- With forwarding can achieve a CPI of 1 even in the presence of data dependencies

CS423 L03 Pipelining.6 Spring, 2012

#### **Data Forwarding Control Conditions**

#### 1. EX/MEM hazard:

Forwards the result from the previous instr. to either input of the ALU


#### 2. MEM/WB hazard:

```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd != 0)
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
        ForwardA = 01
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd != 0)
and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
        ForwardB = 01
```

Forwards the result from the second previous instr. to either input of the ALU

CS423 L03 Pipelining.7 Spring, 2012


#### **Forwarding Illustration**



CS423 L03 Pipelining.8 Spring, 2012

### **Yet Another Complication!**

Another potential data hazard can occur when there is a conflict between the result of the WB stage instruction and the MEM stage instruction – which should be forwarded?




CS423 L03 Pipelining.9 Spring, 2012

#### **Corrected Data Forwarding Control Conditions**

#### 2. MEM/WB hazard:

CS423 L03 Pipelining.10 Spring, 2012


## **Datapath with Forwarding Hardware**



CS423 L03 Pipelining.11 Spring, 2012


### **Memory-to-Memory Copies**

- For loads immediately followed by stores (memory-tomemory copies) can avoid a stall by adding forwarding hardware from the MEM/WB register to the data memory input.
  - Would need to add a Forward Unit and a mux to the memory access stage



CS423 L03 Pipelining.12 Spring, 2012

#### **Forwarding with Load-use Data Hazards**



CS423 L03 Pipelining.13 Spring, 2012

### **Load-use Hazard Detection Unit**

Need a Hazard detection Unit in the ID stage that inserts a stall between the load and its use

#### 2. ID Hazard Detection

```
if (ID/EX.MemRead
and ((ID/EX.RegisterRt = IF/ID.RegisterRs)
or (ID/EX.RegisterRt = IF/ID.RegisterRt)))
stall the pipeline
```

- □ The first line tests to see if the instruction now in the EX stage is a lw; the next two lines check to see if the destination register of the lw matches either source register of the instruction in the ID stage (the load-use instruction)
- After this one cycle stall, the forwarding logic can handle the remaining data hazards


CS423 L03 Pipelining.14 Spring, 2012

#### **Stall Hardware**

- Along with the Hazard Unit, we have to implement the stall
- Prevent the instructions in the IF and ID stages from progressing down the pipeline – done by preventing the PC register and the IF/ID pipeline register from changing
  - Hazard detection Unit controls the writing of the PC (PC.write) and IF/ID (IF/ID.write) registers
- □ Insert a "bubble" between the lw instruction (in the EX stage) and the load-use instruction (in the ID stage) (i.e., insert a noop in the execution stream)
  - Set the control bits in the EX, MEM, and WB control fields of the ID/EX pipeline register to 0 (noop). The Hazard Unit controls the mux that chooses between the real control values and the 0's.
- Let the lw instruction and the instructions after it in the pipeline (before it in the code) proceed normally down the pipeline


CS423 L03 Pipelining.15 Spring, 2012

#### **Adding the Hazard Hardware**



CS423 L03 Pipelining.16 Spring, 2012

#### **Review: Datapath with Data Hazard Control**




CS423 L03 Pipelining.17 Spring, 2012

#### **Control Hazards**

- When the flow of instruction addresses is not sequential (i.e., PC = PC + 4); incurred by change of flow instructions
  - Conditional branches (beq, bne)
  - Unconditional branches (j, jal, jr)
  - Exceptions
- Possible approaches
  - Stall (impacts CPI)
  - Move decision point as early in the pipeline as possible, thereby reducing the number of stall cycles
  - Delay decision (requires compiler support)
  - Predict and hope for the best!
- Control hazards occur less frequently than data hazards, but there is *nothing* as effective against control hazards as forwarding is for data hazards

CS423 L03 Pipelining.18 Spring, 2012


#### **Datapath Branch and Jump Hardware**



CS423 L03 Pipelining.19 Spring, 2012

#### **Jumps Incur One Stall**


Jumps not decoded until ID, so one flush is needed



 Fortunately, jumps are very infrequent – only 3% of the SPECint instruction mix

CS423 L03 Pipelining.20 Spring, 2012

**Supporting ID Stage Jumps** 




CS423 L03 Pipelining.21 Spring, 2012

### Two "Types" of Stalls

- □ Noop instruction (or bubble) inserted between two instructions in the pipeline (as done for load-use situations)
  - Keep the instructions earlier in the pipeline (later in the code) from progressing down the pipeline for a cycle ("bounce" them in place with write control signals)
  - Insert noop by zeroing control bits in the pipeline register at the appropriate stage
  - Let the instructions later in the pipeline (earlier in the code) progress normally down the pipeline
- □ Flushes (or instruction squashing) were an instruction in the pipeline is replaced with a noop instruction (as done for instructions located sequentially after ¬ instructions)
  - Zero the control bits for the instruction to be flushed

CS423 L03 Pipelining.22 Spring, 2012

# **Review: Branches Incur Three Stalls**



CS423 L03 Pipelining.23 Spring, 2012

#### **Moving Branch Decisions Earlier in Pipe**

- Move the branch decision hardware back to the EX stage
  - Reduces the number of stall (flush) cycles to two
  - Adds an and gate and a 2x1 mux to the EX timing path
- Add hardware to compute the branch target address and evaluate the branch decision to the ID stage
  - Reduces the number of stall (flush) cycles to one (like with jumps)
    - But now need to add forwarding hardware in ID stage
  - Computing branch target address can be done in parallel with RegFile read (done for all instructions – only used when needed)
  - Comparing the registers can't be done until after RegFile read, so comparing and updating the PC adds a mux, a comparator, and an and gate to the ID timing path
- □ For deeper pipelines, branch decision points can be even later in the pipeline, incurring more stalls

CS423 L03 Pipelining.24 Spring, 2012

#### **ID Branch Forwarding Issues**

MEM/WB "forwarding" is taken care of by the normal RegFile write before read operation

```
WB add3 $1,

MEM add2 $3,

EX add1 $4,

ID beq $1,$2,Loop

IF next seq instr
```

Need to forward from the EX/MEM pipeline stage to the ID comparison hardware for cases like

```
WB add3 $3,

MEM add2 $1,

EX add1 $4,

ID beq $1,$2,Loop

IF next seq instr
```

Forwards the result from the second previous instr. to either input of the compare

CS423 L03 Pipelining.25 Spring, 2012

#### ID Branch Forwarding Issues, con't

before the branch produces one of the branch source operands, then a stall needs to be inserted (between the

```
WB add3 $3,

MEM add2 $4,

EX add1 $1,

ID beq $1,$2,Loop


IF next_seq_instr
```

beq and add1) since the EX stage ALU operation is occurring at the same time as the ID stage branch compare operation

- "Bounce" the beq (in ID) and next\_seq\_instr (in IF) in place (ID Hazard Unit deasserts PC.Write and IF/ID.Write)
- Insert a stall between the add in the EX stage and the beq in the ID stage by zeroing the control bits going into the ID/EX pipeline register (done by the ID Hazard Unit)
- □ If the branch is found to be taken, then flush the instruction currently in IF (IF.Flush)

CS423 L03 Pipelining.26 Spring, 2012

# **Supporting ID Stage Branches**



CS423 L03 Pipelining.27 Spring, 2012


#### **Delayed Decision**

- □ If the branch hardware has been moved to the ID stage, then we can eliminate all branch stalls with delayed branches which are defined as always executing the next sequential instruction after the branch instruction – the branch takes effect after that next instruction
  - MIPS compiler moves an instruction to immediately after the branch that is not affected by the branch (a safe instruction) thereby hiding the branch delay
- With deeper pipelines, the branch delay grows requiring more than one delay slot
  - Delayed branches have lost popularity compared to more expensive but more flexible (dynamic) hardware branch prediction
  - Growth in available transistors has made hardware branch prediction relatively cheaper


CS423 L03 Pipelining.28 Spring, 2012

### **Scheduling Branch Delay Slots**


#### A. From before branch



#### B. From branch target



#### C. From fall through



- A is the best choice, fills delay slot and reduces IC
- □ In B and C, the sub instruction may need to be copied, increasing IC
- □ In B and C, must be okay to execute sub when branch fails


**Spring**, 2012

#### **Static Branch Prediction**

- Resolve branch hazards by assuming a given outcome and proceeding without waiting to see the actual branch outcome
- Predict not taken always predict branches will not be taken, continue to fetch from the sequential instruction stream, only when branch is taken does the pipeline stall
  - If taken, flush instructions after the branch (earlier in the pipeline)
    - in IF, ID, and EX stages if branch logic in MEM three stalls
    - In IF and ID stages if branch logic in EX two stalls
    - in IF stage if branch logic in ID one stall
  - ensure that those flushed instructions haven't changed the machine state – automatic in the MIPS pipeline since machine state changing operations are at the tail end of the pipeline (MemWrite (in MEM) or RegWrite (in WB))
  - restart the pipeline at the branch destination

CS423 L03 Pipelining.30 Spring, 2012

#### Flushing with Misprediction (Not Taken)



To flush the IF stage instruction, assert IF.Flush to zero the instruction field of the IF/ID pipeline register (transforming it into a noop)

CS423 L03 Pipelining.31 Spring, 2012

#### **Branching Structures**

Predict not taken works well for "top of the loop" branching structures

 But such loops have jumps at the bottom of the loop to return to the top of the loop – and incur the jump stall overhead □ Predict not taken doesn't work well for "bottom of the loop" branching structures

CS423 L03 Pipelining.32 Spring, 2012

#### **Static Branch Prediction, con't**

- Resolve branch hazards by assuming a given outcome and proceeding
- Predict taken predict branches will always be taken
  - Predict taken always incurs one stall cycle (if branch destination hardware has been moved to the ID stage)
  - Is there a way to "cache" the address of the branch target instruction ??
- As the branch penalty increases (for deeper pipelines), a simple static prediction scheme will hurt performance.
   With more hardware, it is possible to try to predict branch behavior dynamically during program execution
- Dynamic branch prediction predict branches at runtime using run-time information

CS423 L03 Pipelining.33 Spring, 2012

#### **Dynamic Branch Prediction**


- □ A branch prediction buffer (aka branch history table (BHT)) in the IF stage addressed by the lower bits of the PC, contains a bit passed to the ID stage through the IF/ID pipeline register that tells whether the branch was taken the last time it was execute
  - Prediction bit may predict incorrectly (may be a wrong prediction for this branch this iteration or may be from a different branch with the same low order PC bits) but the doesn't affect correctness, just performance
    - Branch decision occurs in the ID stage after determining that the fetched instruction is a branch and checking the prediction bit
  - If the prediction is wrong, flush the incorrect instruction(s) in pipeline, restart the pipeline with the right instruction, and invert the prediction bit
    - A 4096 bit BHT varies from 1% misprediction (nasa7, tomcatv) to 18% (eqntott)

CS423 L03 Pipelining.34 Spring, 2012

#### **Branch Target Buffer**

- □ The BHT predicts when a branch is taken, but does not tell where its taken to!
  - A branch target buffer (BTB) in the IF stage can cache the branch target address, but we also need to fetch the next sequential instruction. The prediction bit in IF/ID selects which "next" instruction will be loaded into IF/ID at the next clock edge
    - Would need a two read port instruction memory

 Or the BTB can cache the branch taken instruction while the instruction memory is fetching the next sequential instruction



If the prediction is correct, stalls can be avoided no matter which direction they go

CS423 L03 Pipelining.35 Spring, 2012

#### 1-bit Prediction Accuracy


- A 1-bit predictor will be incorrect twice when not taken
  - Assume predict\_bit = 0 to start (indicating branch not taken) and loop control is at the bottom of the loop code
  - First time through the loop, the predictor mispredicts the branch since the branch is taken back to the top of the loop; invert prediction bit (predict\_bit = 1)
  - As long as branch is taken (looping), prediction is correct
  - 3. Exiting the loop, the predictor again mispredicts the branch since this time the branch is not taken falling out of the loop; invert prediction bit (predict\_bit = 0)
- For 10 times through the loop we have a 80% prediction accuracy for a branch that is taken 90% of the time

bne \$1,\$2,Loop

CS423 L03 Pipelining.36 Spring, 2012

#### **2-bit Predictors**

□ A 2-bit scheme can give 90% accuracy since a prediction must be wrong twice before the prediction bit is changed



CS423 L03 Pipelining.37 Spring, 2012

### **Dealing with Exceptions**

- Exceptions (aka interrupts) are just another form of control hazard. Exceptions arise from
  - R-type arithmetic overflow
  - Trying to execute an undefined instruction
  - An I/O device request
  - An OS service request (e.g., a page fault, TLB exception)
  - A hardware malfunction
- □ The pipeline has to stop executing the offending instruction in midstream, let all prior instructions complete, flush all following instructions, set a register to show the cause of the exception, save the address of the offending instruction, and then jump to a prearranged address (the address of the exception handler code)
- The software (OS) looks at the cause of the exception and "deals" with it


CS423 L03 Pipelining.38 Spring, 2012

### **Two Types of Exceptions**

- Interrupts asynchronous to program execution
  - caused by external events
  - may be handled between instructions, so can let the instructions currently active in the pipeline complete before passing control to the OS interrupt handler
  - simply suspend and resume user program
- Traps (Exception) synchronous to program execution
  - caused by internal events
  - condition must be remedied by the trap handler for that instruction, so much stop the offending instruction midstream in the pipeline and pass control to the OS trap handler
  - the offending instruction may be retried (or simulated by the OS) and the program may continue or it may be aborted

CS423 L03 Pipelining.39 Spring, 2012

#### Where in the Pipeline Exceptions Occur




Stage(s)?

Synchronous?

- Arithmetic overflow
- Undefined instruction
- TLB or page fault
- □ I/O service request
- Hardware malfunction

CS423 L03 Pipelining.40 Spring, 2012


#### **Multiple Simultaneous Exceptions**



□ Hardware sorts the exceptions so that the earliest instruction is the one interrupted first

CS423 L03 Pipelining.41 Spring, 2012

### **Multiple Simultaneous Exceptions**



Hardware sorts the exceptions so that the earliest instruction is the one interrupted first

CS423 L03 Pipelining.42 Spring, 2012


# Additions to MIPS to Handle Exceptions (Fig 6.42)

- Cause register (records exceptions) hardware to record in Cause the exceptions and a signal to control writes to it (CauseWrite)
- EPC register (records the addresses of the offending instructions) – hardware to record in EPC the address of the offending instruction and a signal to control writes to it (EPCWrite)
  - Exception software must match exception to instruction
- A way to load the PC with the address of the exception handler
  - Expand the PC input mux where the new input is hardwired to the exception handler address - (e.g., 8000 0180<sub>hex</sub> for arithmetic overflow)
- A way to flush offending instruction and the ones that follow it

CS423 L03 Pipelining.43 Spring, 2012

# Datapath with Controls for Exceptions

**ID.Flush** 



CS423 L03 Pipelining.44

**Spring**, 2012

#### **Summary**

- All modern day processors use pipelining for performance (a CPI of 1 and fast a CC)
- Pipeline clock rate limited by slowest pipeline stage so designing a balanced pipeline is important
- Must detect and resolve hazards
  - Structural hazards resolved by designing the pipeline correctly
  - Data hazards
    - Stall (impacts CPI)
    - Forward (requires hardware support)
  - Control hazards put the branch decision hardware in as early a stage in the pipeline as possible
    - Stall (impacts CPI)
    - Delay decision (requires compiler support)
    - Static and dynamic prediction (requires hardware support)

CS423 L03 Pipelining.45 Spring, 2012

### **Next Lecture and Reminders**

- Next lecture
  - A MIPS superscalar execution model
- Reminders

CS423 L03 Pipelining.46 Spring, 2012