
CS 423 Computer Architecture Spring 2012

Lecture 07: Memory


Ozcan Ozturk

http://www.cs.bilkent.edu.tr/~ozturk/cs423/ [Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005, UCB]

Review: Major Components of a Computer




Processor-Memory Performance Gap



The "Memory Wall"

Logic vs DRAM speed gap continues to grow



Memory Performance Impact on Performance

InstrMiss; 0,5

Suppose a processor executes at

- ideal CPI = 1.1
- 50% arith/logic, 30% ld/st, 20% control

and that 10% of data ^{DataMiss;} memory operations miss with a 50 cycle miss penalty

CPI = ideal CPI + average stalls per instruction = 1.1(cycle) + (0.30 (datamemops/instr) x 0.10 (miss/datamemop) x 50 (cycle/miss)) = 1.1 cycle + 1.5 cycle = 2.6

so 58% of the time the processor is stalled waiting for memory!

A 1% instruction miss rate would add an *additional* 0.5 to the CPI!

Ideal CPI; 1,1

The Memory Hierarchy Goal


Fact: Large memories are slow and fast memories are small

- How do we create a memory that gives the illusion of being large, cheap and fast (most of the time)?
 - With hierarchy
 - With parallelism


A Typical Memory Hierarchy

By taking advantage of the principle of locality

- Can present the user with as much memory as is available in the cheapest technology
- at the speed offered by the fastest technology



Characteristics of the Memory Hierarchy




(Relative) size of the memory at each level


Memory Hierarchy Technologies




- Low density (6 transistor cells), high power, expensive, fast
- Static: content will last "forever" (until power turned off)




- □ Main Memory uses *DRAM* for size (density)
 - High density (1 transistor cells), low power, cheap, slow
 - Dynamic: needs to be "refreshed" regularly (~ every 8 ms)
 - 1% to 2% of the active cycles of the DRAM
 - Addresses divided into 2 halves (row and column)
 - RAS or Row Access Strobe triggering row decoder
 - CAS or Column Access Strobe triggering column selector







Classical DRAM Operation



Page Mode DRAM Operation




Synchronous DRAM (SDRAM) Operation



Memory Systems that Support Caches

The off-chip interconnect and memory architecture can affect overall system performance in dramatic ways




One word wide organization (one word wide bus and one word wide memory)

Assume

- 1. 1 clock cycle to send the address
- 2. 25 clock cycles for DRAM cycle time, 8 clock cycles access time
- 3. 1 clock cycle to return a word of data
- Memory-Bus to Cache bandwidth
 - number of bytes accessed from memory and transferred to cache/CPU per clock cycle

One Word Wide Memory Organization



If the block size is one word, then for a memory access due to a cache miss, the pipeline will have to stall the number of cycles required to return one data word from memory

cycle to send address

cycles to read DRAM


cycle to return data

total clock cycles miss penalty

Number of bytes transferred per clock cycle (bandwidth) for a single miss is bytes per clock

One Word Wide Memory Organization, con't

□ What if the block size is four words?




cycle to send 1st address cycles to read DRAM cycles to return last data word

total clock cycles miss penalty


Number of bytes transferred per clock cycle (bandwidth) for a single miss is bytes per clock

One Word Wide Memory Organization, con't



Number of bytes transferred per clock cycle (bandwidth) for a single miss is bytes per clock

Interleaved Memory Organization



Number of bytes transferred per clock cycle (bandwidth) for a single miss is

bytes per clock

Spring 2012

DRAM Memory System Summary

Its important to match the cache characteristics

- caches access one block at a time (usually more than one word)
- with the DRAM characteristics
 - use DRAMs that support fast multiple word accesses, preferably ones that match the block size of the cache
- □ with the memory-bus characteristics
 - make sure the memory-bus can support the DRAM access rates and patterns
 - with the goal of increasing the Memory-Bus to Cache bandwidth

The Memory Hierarchy: Why Does it Work?

Temporal Locality (Locality in Time):

 \Rightarrow Keep most recently accessed data items closer to the processor

□ Spatial Locality (Locality in Space):

 \Rightarrow Move blocks consisting of contiguous words to the upper levels

