Verilog Tutorial

By
Deepak Kumar Tala
http://www.asic-world.com
Sep-12-2005
DISCLAIMER

I don't makes any claims, promises or guarantees about the accuracy, completeness, or adequacy of the contents of this tutorial and expressly disclaims liability for errors and omissions in the contents of this tutorial. No warranty of any kind, implied, expressed or statutory, including but not limited to the warranties of non-infringement of third party rights, title, merchantability, fitness for a particular purpose and freedom from computer virus, is given with respect to the contents of this tutorial or its hyperlinks to other Internet resources. Reference in this tutorial to any specific commercial products, processes, or services, or the use of any trade, firm or corporation name is for the information, and does not constitute endorsement, recommendation, or favoring by me. All the source code and Tutorials are to be used on your own risk. All the ideas and views in this tutorial are my own and are not by any means related to my employer.
INTRODUCTION
CHAPTER 1
Introduction

Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). A hardware description language is a language used to describe a digital system, for example, a network switch, a microprocessor or a memory or a simple flip–flop. This just means that, by using a HDL one can describe any hardware (digital) at any level.

One can describe a simple Flip flop as that in above figure as well as one can describe a complicated designs having 1 million gates. Verilog is one of the HDL languages available in the industry for designing the Hardware. Verilog allows us to design a Digital design at Behavior Level, Register Transfer Level (RTL), Gate level and at switch level. Verilog allows hardware designers to express their designs with behavioral constructs, deterring the details of implementation to a later stage of design in the final design.

Many engineers who want to learn Verilog, most often ask this question, how much time it will take to learn Verilog?, Well my answer to them is "It may not take more then one week, if you happen to know at least one programming language".

Design Styles

Verilog like any other hardware description language, permits the designers to design a design in either Bottom–up or Top–down methodology.

Bottom–Up Design

The traditional method of electronic design is bottom–up. Each design is performed at the gate–level using the standard gates (Refer to the Digital Section for more details) With increasing
complexity of new designs this approach is nearly impossible to maintain. New systems consist of
ASIC or microprocessors with a complexity of thousands of transistors. These traditional
down designs have to give way to new structural, hierarchical design methods. Without these
new design practices it would be impossible to handle the new complexity.

Top–Down Design

The desired design–style of all designers is the top–down design. A real top–down design allows
early testing, easy change of different technologies, a structured system design and offers many
other advantages. But it is very difficult to follow a pure top–down design. Due to this fact most
designs are mix of both the methods, implementing some key elements of both design styles.

Figure shows a Top–Down design approach.

Abstraction Levels of Verilog

Verilog supports a design at many different levels of abstraction. Three of them are very important:

- Behavioral level
• Register–Transfer Level
• Gate Level

**Behavioral level**

This level describes a system by concurrent algorithms (Behavioral). Each algorithm itself is sequential, that means it consists of a set of instructions that are executed one after the other. Functions, Tasks and Always blocks are the main elements. There is no regard to the structural realization of the design.

**Register–Transfer Level**

Designs using the Register–Transfer Level specify the characteristics of a circuit by operations and the transfer of data between the registers. An explicit clock is used. RTL design contains exact timing possibility, operations are scheduled to occur at certain times. Modern definition of a RTL code is “Any code that is synthesizable is called RTL code”.

**Gate Level**

Within the logic level the characteristics of a system are described by logical links and their timing properties. All signals are discrete signals. They can only have definite logical values (‘0’, ‘1’, ‘X’, ‘Z’). The usable operations are predefined logic primitives (AND, OR, NOT etc gates). *Using gate level modeling might not be a good idea for any level of logic design. Gate level code is generated by tools like synthesis tools and this netlist is used for gate level simulation and for backend.*
HISTORY OF VERILOG
CHAPTER 2
Verilog was started initially as a proprietary hardware modeling language by Gateway Design Automation Inc. around 1984. It is rumored that the original language was designed by taking features from the most popular HDL language of the time, called HiLo as well as from traditional computer language such as C. At that time, Verilog was not standardized and the language modified itself in almost all the revisions that came out within 1984 to 1990.

Verilog simulator was first used beginning in 1985 and was extended substantially through 1987. The implementation was the Verilog simulator sold by Gateway. The first major extension was Verilog−XL, which added a few features and implemented the infamous "XL algorithm" which was a very efficient method for doing gate−level simulation.

The time was late 1990. Cadence Design System, whose primary product at that time included Thin film process simulator, decided to acquire Gateway Automation System. Along with other Gateway product, Cadence now became the owner of the Verilog language, and continued to market Verilog as both a language and a simulator. At the same time, Synopsys was marketing the top−down design methodology, using Verilog. This was a powerful combination.

In 1990, Cadence recognized that if Verilog remained a closed language, the pressures of standardization would eventually cause the industry to shift to VHDL. Consequently, Cadence organized Open Verilog International (OVI), and in 1991 gave it the documentation for the Verilog Hardware Description Language. This was the event which "opened" the language.

OVI did a considerable amount of work to improve the Language Reference Manual (LRM), clarifying things and making the language specification as vendor−independent as possible.

Soon it was realized, that if there were too many companies in the market for Verilog, potentially everybody would like to do what Gateway did so far – changing the language for their own benefit. This would defeat the main purpose of releasing the language to public domain. As a result in 1994, the IEEE 1364 working group was formed to turn the OVI LRM into an IEEE standard. This effort was concluded with a successful ballot in 1995, and Verilog became an IEEE standard in December, 1995.

When Cadence gave OVI the LRM, several companies began working on Verilog simulators. In 1992, the first of these were announced, and by 1993 there were several Verilog simulators available from companies other than Cadence. The most successful of these was VCS, the Verilog Compiled Simulator, from Chronologic Simulation. This was a true compiler as opposed to an interpreter, which is what Verilog−XL was. As a result, compile time was substantial, but simulation execution speed was much faster.

In the meantime, the popularity of Verilog and PLI was rising exponentially. Verilog as a HDL found more admirers than well−formed and federally funded VHDL. It was only a matter of time before people in OVI realized the need of a more universally accepted standard. Accordingly, the board of directors of OVI requested IEEE to form a working committee for establishing Verilog as an IEEE standard. The working committee 1364 was formed in mid 1993 and on October 14, 1993, it had
its first meeting.

The standard, which combined both the Verilog language syntax and the PLI in a single volume, was passed in May 1995 and now known as IEEE Std. 1364–1995.

After many years, new features have been added to Verilog, and new version is called Verilog 2001. This version seems to have fixed lot of problems that Verilog 1995 had. This version is called 1364–2000. Only waiting now is that all the tool vendors implementing it.
Introduction

Being new to Verilog you might want to try some examples and try designing something new. I have listed the tool flow that could be used to achieve this. I have personally tried this flow and found this to be working just fine for me. Here I have taken only front end design part of the tool flow and bit of FPGA design flow that can be done without any fat money spent on tools. If you have any suggestions or questions please don't hesitate to mail me. (Note: I have missed steps in P&R, Will add then shortly)

Various stages of ASIC/FPGA

- **Specification**: Word processor like Word, Kwriter, AbiWord, Open Office.
- **High Level Design**: Word processor like Word, Kwriter, AbiWord, for drawing waveform use tools like waveformer or testbencher or Word, Open Office.
- **Micro Design/Low level design**: Word processor like Word, Kwriter, AbiWord, for drawing waveform use tools like waveformer or testbencher or Word. For FSM StateCAD or some similar tool, Open Office.
- **RTL Coding**: Vim, Emacs, conTEXT, HDL TurboWriter
- **Simulation**: Modelsim, VCS, Verilog-XL, Veriwell, Finsim, iVerilog, VeriDOS.
- **Synthesis**: Design Compiler, FPGA Compiler, Synplify, Leonardo Spectrum. You can download this from FPGA vendors like Altera and Xilinx for free.
- **Place & Route**: For FPGA use FPGA' vendors P&R tool. ASIC tools require expensive P&R tools like Apollo. Students can use LASI, Magic.
- **Post Si Validation**: For ASIC and FPGA, the chip needs to be tested in real environment. Board design, device drivers needs to be in place.

Figure: Typical Design flow
**Specification**

This is the stage at which we define what are the important parameters of the system/design that you are planning to design. Simple example would be, like I want to design a counter, it should be 4 bit wide, should have synchronous reset, with active high enable, When reset is active, counter output should go to "0". You can use Microsoft Word, or GNU Abiword or Openoffice for entering the specification.

**High Level Design**

This is the stage at which you define various blocks in the design and how they communicate. Lets assume that we need to design microprocessor, High level design means splitting the design into blocks based on their function, In our case various blocks are registers, ALU, Instruction Decode, Memory Interface, etc. You can use Microsoft Word, or KWriter or Abiword or Openoffice for entering high level design.
Micro Design/Low level design

Low level design or Micro design is the phase in which, designer describes how each block is implemented. It contains details of State machines, counters, Mux, decoders, internal registers. For state machine entry you can use either Word, or special tools like StateCAD. It is always a good idea if waveform is drawn at various interfaces. This is phase, where one spends lot of time.

RTL Coding

In RTL coding, Micro Design is converted into Verilog/VHDL code, using synthesizable constructs of the language. Normally we use vim editor, but I prefer conTEXT and Nedit editor, it all depends on which editor you like. Some use Emacs.

```verilog
module addbit (
  a, // first input
  b, // Second input
  ci, // Carry input
  sum, // sum output
  co // carry output
);
//Input declaration
```
Simulation

Simulation is the process of verifying the functional characteristics of models at any level of abstraction. We use simulators to simulate the Hardware models. To test if the RTL code meets the functional requirements of the specification, see if all the RTL blocks are functionally correct. To achieve this we need to write testbench, which generates clk, reset and required test vectors. A sample testbench for a counter is as shown below. Normally we spend 60−70% of time in verification of design.

We use waveform output from the simulator to see if the DUT (Device Under Test) is functionally correct. Most of the simulators comes with waveform viewer, As design becomes complex, we write self checking testbench, where testbench applies the test vector, compares the output of DUT with expected value.

There is another kind of simulation, called timing simulation, which is done after synthesis or after P&R (Place and Route). Here we include the gate delays and wire delays and see if DUT works at rated clock speed. This is also called as SDF simulation or gate level simulation.
Synthesis

Synthesis is the process in which a synthesis tool like Design Compiler or Synplify takes the RTL in Verilog or VHDL, target technology, and constraints as input and maps the RTL to target technology primitives. Synthesis tool after mapping the RTL to gates, also do the minimal amount of timing analysis to see if the mapped design meeting the timing requirements. (Important thing to note is, synthesis tools are not aware of wire delays, they know only gate delays). After the synthesis there are couple of things that are normally done before passing the netlist to backend (Place and Route)

- **Formal Verification**: Check if the RTL to gate mapping is correct.
- **Scan insertion**: Insert the scan chain in the case of ASIC.

Place & Route

Gatelevel netlist from the synthesis tool is taken and imported into place and route tool in Verilog netlist format. All the gates and flip-flops are places, Clock tree synthesis and reset is routed. After this each block is routed. Output of the P&R tool is GDS file, this files is used by foundry for fabricating the ASIC. Normally the P&R tool are used to output the SDF file, which is back annotated along with the gatelevel netlist from P&R into static analysis tool like Prime Time to do timing analysis.
Post Silicon Validation

Once the chip (silicon) is back from fab, it needs to put in real environment and tested before it can be released into Market. Since the speed of simulation with RTL is very slow (number clocks per second), there is always possibility to find a bug in Post silicon validation.
MY FIRST PROGRAM IN VERILOG
CHAPTER 4
**Introduction**

If you refer to any book on programming language it starts with "hello World" program, once you have written the program, you can be sure that you can do something in that language 😊.

Well I am also going to show how to write a "hello world" program in Verilog, followed by "counter" design in Verilog.

**Hello World Program**

```
// This is my first Verilog Program
Design Name : hello_world
File Name : hello_world.v
Function : This program will print 'hello world'
Coder : Deepak

module hello_world ;

initial begin
$display ( "Hello World by Deepak" );
#10 $finish;
end

endmodule // End of Module hello_world
```

Words in green are comments, blue are reserved words, Any program in Verilog starts with reserved word module, In the above example line 7 contains module hello_world. (Note: We can have compiler pre−processor statements like `include, `define statements before module declaration)

Line 9 contains the initial block, this block gets executed only once after the simulation starts and at time=0 (0ns). This block contains two statements, which are enclosed within begin at line 7 and end at line 12. In Verilog if you have multiple lines within a block, you need to use begin and end.

**Hello World Program Output**

Hello World by Deepak

**Counter Design Block**
Counter Design Specs

- 4-bit synchronous up counter.
- active high, synchronous reset.
- Active high enable.

Counter Design

```verilog
// This is my second Verilog Design
Design Name : first_counter
File Name : first_counter.v
Function : This is a 4 bit up-counter with
Synchronous active high reset and
with active high enable signal

module first_counter (
    clock , // Clock input ot the design
    reset , // active high, synchronous Reset input
    enable , // Active high enable signal for counter
    counter_out // 4 bit vector output of the counter
);

/*---Input Ports---*/
input  clock ;
input  reset ;
input  enable ;
/*---Output Ports---*/
output [3:0] counter_out ;

/*---Code Starts Here---*/

// Since this counter is a positive edge triggered one,
// We trigger the below block with respect to positive
// edge of the clock.
always @(posedge clock)
begin : COUNTER // Block Name
// At every rising edge of clock we check if reset is active
```
Counter Test Bench

Any digital circuit, not matter how complex it is needs to be tested. For the counter logic, we need to provide clock, reset logic. Once counter is out of reset we toggle the enable input to counter, and check with waveform to see if counter is counting correctly. We do the same in Verilog.

Counter testbench consists of clock generator, reset control, enable control and compare logic. Below is the simple code of testbench without the compare logic.

```verilog
`include "first_counter.v"
module first_counter_tb();

// Declare inputs as regs and outputs as wires
reg clock, reset, enable;
wire [3:0] counter_out;

// Initialize all variables
initial begin
    $display("time	 clk reset enable counter");
    $monitor("%g	 %b %b %b %b", $time, clock, reset, enable, counter_out);
    clock = 1; // initial value of clock
end
endmodule // End of Module counter
```
reset = 0; // initial value of reset
enable = 0; // initial value of enable
#5 reset = 1; // Assert the reset
#10 reset = 0; // De-assert the reset
#5 enable = 1; // Assert enable
#100 enable = 0; // De-assert enable
#10 $finish; // Terminate simulation

// Clock generator
always begin
    #5 clock = ~clock; // Toggle clock every 5 ticks
end

// Connect DUT to test bench
first_counter U_counter ( clock, reset, enable, counter_out );
endmodule

time clk reset enable counter
0 1 0 0 xxxx
5 0 0 0 xxxx
10 1 1 0 xxxx
11 1 1 0 0000
15 0 0 0 0000
20 1 0 1 0000
21 1 0 1 0001
25 0 0 1 0001
30 1 0 1 0001
31 1 0 1 0010
35 0 0 1 0010
40 1 0 1 0010
41 1 0 1 0011
45 0 0 1 0011
50 1 0 1 0011
51 1 0 1 0100
55 0 0 1 0100
60 1 0 1 0100
61 1 0 1 0101
65 0 0 1 0101
70 1 0 1 0101
71 1 0 1 0110
75 0 0 1 0110
80 1 0 1 0110
81 1 0 1 0111
85 0 0 1 0111
90 1 0 1 0111
91 1 0 1 1000
95 0 0 1 1000
100 1 0 1 1000
101 1 0 1 1001
105 0 0 1 1001
110 1 0 1 1001
111 1 0 1 1010

www.asic-world.com MY FIRST PROGRAM IN VERILOG 24
### Counter Waveform

<table>
<thead>
<tr>
<th>Time (ns)</th>
<th>Clock</th>
<th>Reset</th>
<th>Enable</th>
<th>Counter Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>115</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1010</td>
</tr>
<tr>
<td>120</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1010</td>
</tr>
<tr>
<td>125</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1010</td>
</tr>
</tbody>
</table>

![Counter Waveform](www.asic-world.com)
Lexical Conventions

The basic lexical conventions used by Verilog HDL are similar to those in the C programming language. Verilog HDL is a case-sensitive language. All keywords are in lowercase.

White Space

White space can contain the characters for blanks, tabs, newlines, and form feeds. These characters are ignored except when they serve to separate other tokens. However, blanks and tabs are significant in strings.

White space characters are:

- Blank spaces
- Tabs
- Carriage returns
- New−line
- Form−feeds

Examples of White Spaces

Functional Equivalent Code

Bad Code: Never write code like this.

```verilog
module addbit(a,b,ci,sum,co);
input a,b,ci;
output sum co;
wire a,b,ci,sum,co;
endmodule
```

Good Code: Nice way to write code.

```verilog
module addbit (a,b,ci,sum,co);
input a,b,ci;
output sum co;
wire a,b,ci,sum,co;
endmodule
```

Comments
There are two forms to introduce comments.

- Single line comments begin with the token // and end with a carriage return
- Multi Line comments begin with the token /* and end with the token */

Some how I like single line comments.

### Examples of Comments

```verilog
module addbit (a,b,ci,sum,co);

// Input Ports Single line comment
input a;
input b;
input ci;

// Output ports
output sum;
output co;

// Data Types
wire a;
wire b;
wire ci;
wire sum;
wire co;

endmodule
```

### Case Sensitivity

Verilog HDL is case sensitive

- Lower case letters are unique from upper case letters
- All Verilog keywords are lower case

### Examples of Unique names

```verilog
input // a Verilog Keyword
wire // a Verilog Keyword
WIRE // a unique name (not a keyword)
Wire // a unique name (not a keyword)
```
NOTE: Never use the Verilog keywords as unique name, even if the case is different.

**Identifiers**

Identifiers are names used to give an object, such as a register or a function or a module, a name so that it can be referenced from other places in a description.

- Identifiers must begin with an alphabetic character or the underscore character (a−z A−Z _ )
- Identifiers may contain alphabetic characters, numeric characters, the underscore, and the dollar sign (a−z A−Z 0−9 $ )
- Identifiers can be up to 1024 characters long.

**Examples of legal identifiers**

data_input mu
clk_input my$clk
i386 A

**Escaped Identifiers**

Verilog HDL allows any character to be used in an identifier by escaping the identifier. Escaped identifiers provide a means of including any of the printable ASCII characters in an identifier (the decimal values 33 through 126, or 21 through 7E in hexadecimal).

- Escaped identifiers begin with the back slash ( \ )
- Entire identifier is escaped by the back slash.
- Escaped identifier is terminated by white space (Characters such as commas, parentheses, and semicolons become part of the escaped identifier unless preceded by a white space)
- Terminate escaped identifiers with white space, otherwise characters that should follow the identifier are considered as part of it.

**Examples of escape identifiers**

Verilog does not allow to identifier to start with a numeric character. So if you really wan to use a identifier to start with a numeric value then use a escape character as shown below.

```verilog
module \1dff ( q, // Q output q~, // Q_out output d, // D input cl$k, // CLOCK input reset* // Reset input
); 1 2 3 4 5 6 7 8 9
```
Numbers in Verilog

You can specify constant numbers in decimal, hexadecimal, octal, or binary format. Negative numbers are represented in 2’s complement form. When used in a number, the question mark (?) character is the Verilog alternative for the z character. The underscore character (_) is legal anywhere in a number except as the first character, where it is ignored.

Integer Numbers

Verilog HDL allows integer numbers to be specified as

- Sized or unsized numbers (Unsized size is 32 bits)
- In a radix of binary, octal, decimal, or hexadecimal
- Radix and hex digits (a,b,c,d,e,f) are case insensitive
- Spaces are allowed between the size, radix and value

Syntax: `<size>`'<radix> <value>

Example of Integer Numbers

<table>
<thead>
<tr>
<th>Integer</th>
<th>Stored as</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>00000000000000000000000000000001</td>
</tr>
<tr>
<td>8'hAA</td>
<td>10101010</td>
</tr>
<tr>
<td>6'b10_0011</td>
<td>100011</td>
</tr>
<tr>
<td>'hF</td>
<td>000000000000000000000000000000000000000000000000001111</td>
</tr>
</tbody>
</table>

Verilog expands to be fill the specified by working from right−to−left

- When is smaller than , then left−most bits of are truncated
- When is larger than , then left−most bits are filled, based on the value of the left−most bit in .
  - Left most '0' or '1' are filled with '0'
  - Left most 'Z' are filled with 'Z'
  - Left most 'X' are filled with 'X'

Example of Integer Numbers
Real Numbers

- Verilog supports real constants and variables
- Verilog converts real numbers to integers by rounding
- Real Numbers can not contain 'Z' and 'X'
- Real numbers may be specified in either decimal or scientific notation
  - `< value >.< value >`
  - `< mantissa >E< exponent >`
- Real numbers are rounded off to the nearest integer when assigning to integer.

Example of Real Numbers

<table>
<thead>
<tr>
<th>Real Number</th>
<th>Decimal notation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2</td>
<td>1.2</td>
</tr>
<tr>
<td>0.6</td>
<td>0.6</td>
</tr>
<tr>
<td>3.5E6</td>
<td>3,500000.0</td>
</tr>
</tbody>
</table>

Signed and Unsigned Numbers

Verilog Supports both the type of numbers, but with certain restrictions. Like in C language we don't have int and unint types to say if a number is signed integer or unsigned integer.

Any number that does not have negative sign prefix is a positive number. Or indirect way would be "Unsigned"

Negative numbers can be specified by putting a minus sign before the size for a constant number, thus become signed numbers. Verilog internally represents negative numbers in 2's compliment format. An optional signed specifier can be added for signed arithmetic.

Examples

<table>
<thead>
<tr>
<th>Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>32'hDEAD_BEEF</td>
<td>Unsigned or signed positive Number</td>
</tr>
<tr>
<td>−14'h1234</td>
<td>Signed negative number</td>
</tr>
</tbody>
</table>
Below example file show how Verilog treats signed and unsigned numbers.

```verilog
//******************************************
// Signed Number Example
// Written by Deepak Kumar Tala
//******************************************

module signed_number;

reg [31:0] a;

initial begin
    a = 14'h1234;
    $display( "Current Value of a = %h" , a);
    a = -14'h1234;
    $display( "Current Value of a = %h" , a);
    a = 32'hDEAD_BEEF;
    $display( "Current Value of a = %h" , a);
    a = -32'hDEAD_BEEF;
    $display( "Current Value of a = %h" , a);
    #10 $finish;
end

endmodule
```

Current Value of a = 00001234
Current Value of a = ffffedcc
Current Value of a = deadbeef
Current Value of a = 21524111

**Modules**

- Module are the building blocks of Verilog designs
- You create design hierarchy by instantiating modules in other modules.
- An instance of a module is a use of that module in another, higher-level module.
Ports

- Ports allow communication between a module and its environment.
- All but the top-level modules in a hierarchy have ports.
- Ports can be associated by order or by name.

You declare ports to be input, output or inout. The port declaration syntax is:

```
input [range_val:range_var] list_of_identifiers;
output [range_val:range_var] list_of_identifiers;
inout [range_val:range_var] list_of_identifiers;
```

**NOTE:** As a good coding practice, there should be only one port identifier per line, as shown below

**Examples: Port Declaration**

```
1 input clk ; // clock input
2 input [15:0] data_in ; // 16 bit data input bus
3 output [7:0] count ; // 8 bit counter output
4 inout data_bi ; // Bi-Directional data bus
```

**Examples: A complete Example in Verilog**
module addbit (a, b, ci, sum, co);
// Input declaration
input a;
input b;
input ci;
// Output declaration
output sum;
output co;
// Port Data types
wire a;
wire b;
wire ci;
wire sum;
wire co;
// Code starts here
assign {co, sum} = a + b + ci;
endmodule // End of Module addbit

Modules connected by port order (implicit)
Here order should match correctly. Normally it not a good idea to connect ports implicit. Could cause problem in debug (locate the port which is causing compiler compile error), when any new port is added or deleted.
27 wire [3:0] r1 ;
28 wire [3:0] r2 ;
29 wire ci ;
30 wire [3:0] result ;
31 wire carry ;
32
33 // Internal variables
34 wire c1 ;
35 wire c2 ;
36 wire c3 ;
37
38 // Code Starts Here
39 addbit u0 ( r1[0] , r2[0] , ci , result[0] , c1
40 );
41
43 );
44
46 );
47
49 );
50
51 endmodule // End Of Module adder

Modules connect by name

Here the name should match with the leaf module, the order is not important.
```verilog
carry, // Carry output of adder
r1, // first input
r2, // second input
ci // carry input

// Input Port Declarations
input [3:0] r1;
input [3:0] r2;
input ci;

// Output Port Declarations
output [3:0] result;
output carry;

// Port Wires
wire [3:0] r1;
wire [3:0] r2;
wire ci;
wire [3:0] result;
wire carry;

// Internal variables
wire c1;
wire c2;
wire c3;

// Code Starts Here

addbit u0 (a (r1[0]), b (r2[0]), ci (ci), sum (result[0]), co (c1));

addbit u1 (a (r1[1]), b (r2[1]), ci (c1), sum (result[1]), co (c2));

addbit u2 (a (r1[2]), b (r2[2]), ci (c2), sum (result[2]), co (c3));

addbit u3 (a (r1[3]), b (r2[3]), ci (c3), sum (result[3]), co (carry));
```
Instantiating a module

---

This is simple parity Program
Design Name : parity
File Name : parity.v
Function : This program shows how a verilog primitive/module port connection are done
Coder : Deepak

---

module parity (a , b , c , d , y);

// Input Declaration
input a;
input b;
input c;
input d;
// Ouput Declaration
output y;
// port data types
wire a;
wire b;
wire c;
wire d;
wire y;
// Internal variables
wire out_0;
wire out_1;

// Code starts Here
xor u0 (out_0 , a , b);
xor u1 (out_1 , c , d);
xor u2 (y , out_0 , out_1);
Question: What is difference between u0 in module adder and u0 in module parity?

Schematic

Port Connection Rules

- Inputs: internally must always be type net, externally the inputs can be connected to variable reg or net type.
- Outputs: internally can be type net or reg, externally the outputs must be connected to a variable net type.
- Inouts: internally or externally must always be type net, can only be connected to a variable net type.

Example – Implicit

dff u0 ( q,,clk,d,rst,pre); // Here second port is not connected
Example – Explicit

dff u0 ( 
  .q (q_out),
  .q_bar (),
  .clk (clk_in),
  .d (d_in),
  .rst (rst_in),
  .pre (pre_in)
); // Here second port is not connected

Hierarchical Identifiers

Hierarchical path names are based on the top module identifier followed by module instant identifiers, separated by periods.

This is basically useful, while we want to see the signal inside a lower module or want to force a value on to internal module. Below example shows hows to monitor the value of internal module signal.

Example

```
// This is simple adder Program
// Design Name : adder_hier
// File Name : adder_hier.v
// Function : This program shows verilog hier path works
// Coder : Deepak

`include "addbit.v"

module adder_hier ( 
  result , // Output of the adder
  carry , // Carry output of adder
  r1 , // first input
  r2 , // second input
  ci // carry input
);

// Input Port Declarations
input [3:0] r1 ;
input [3:0] r2 ;
input ci ;

// Output Port Declarations
output [3:0] result ;
output carry ;
```
Port Wires
wire [3:0] r1;
wire [3:0] r2;
wire ci;
wire [3:0] result;
wire carry;

// Internal variables
wire c1;
wire c2;
wire c3;

// Code Starts Here
addbit u0 (r1[0],r2[0],ci,result[0],c1);
addbit u1 (r1[1],r2[1],c1,result[1],c2);
addbit u2 (r1[2],r2[2],c2,result[2],c3);
addbit u3 (r1[3],r2[3],c3,result[3],carry);

endmodule // End Of Module adder

module tb();
reg [3:0] r1,r2;
reg ci;
wire [3:0] result;
wire carry;

// Drive the inputs
initial begin
r1 = 0;
r2 = 0;
#10 r1 = 10;
#10 r2 = 2;
#10 ci = 1;
#10 $display("+−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−+");
$finish;
ed

// Connect the lower module
adder_hier U (result,carry,r1,r2,ci);

// Hier demo here
initial begin
$display("+−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−+");
$display("| r1 | r2 | ci | u0.sum | u1.sum | u2.sum | u3.sum |");
$display("+−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−+");
$monitor("| %h | %h | %h | %h | %h | %h | %h | %h | ",
r1,r2,ci, tb.U.u0.sum, tb.U.u1.sum, tb.U.u2.sum, tb.U.u3.sum);
ed
end

endmodule
Data Types

Verilog Language has two primary data types:

- **Nets** – represent structural connections between components.
- **Registers** – represent variables used to store data.

Every signal has a data type associated with it:

- **Explicitly declared** with a declaration in your Verilog code.
- **Implicitly declared** with no declaration but used to connect structural building blocks in your code.
- **Implicit declaration** is always a net type "wire" and is one bit wide.

Types of Nets

Each net type has functionality that is used to model different types of hardware (such as PMOS, NMOS, CMOS, etc)

<table>
<thead>
<tr>
<th>Net Data Type</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>wire, tri</td>
<td>Interconnecting wire – no special resolution function</td>
</tr>
<tr>
<td>wor, trior</td>
<td>Wired outputs OR together (models ECL)</td>
</tr>
<tr>
<td>wand, triand</td>
<td>Wired outputs AND together (models open–collector)</td>
</tr>
<tr>
<td>tri0, tri1</td>
<td>Net pulls–down or pulls–up when not driven</td>
</tr>
<tr>
<td>supply0, supply1</td>
<td>Net has a constant logic 0 or logic 1 (supply strength)</td>
</tr>
<tr>
<td>trireg</td>
<td></td>
</tr>
</tbody>
</table>

Note: Of all the net types, wire is the one which is most widely used

Register Data Types

- Registers store the last value assigned to them until another assignment statement changes their value.
- Registers represent data storage constructs.
- You can create arrays of the regs called memories.
- register data types are used as variables in procedural blocks.
- A register data type is required if a signal is assigned a value within a procedural block.
• Procedural blocks begin with keyword initial and always.

<table>
<thead>
<tr>
<th>Data Types</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg</td>
<td>Unsigned variable</td>
</tr>
<tr>
<td>integer</td>
<td>Signed variable – 32 bits</td>
</tr>
<tr>
<td>time</td>
<td>Unsigned integer – 64 bits</td>
</tr>
<tr>
<td>real</td>
<td>Double precision floating point variable</td>
</tr>
</tbody>
</table>

**Note**: Of all the register types, reg is the one which is most widely used.

**Strings**

A string is a sequence of characters enclosed by double quotes and all contained on a single line. Strings used as operands in expressions and assignments are treated as a sequence of eight-bit ASCII values, with one eight-bit ASCII value representing one character. To declare a variable to store a string, declare a register large enough to hold the maximum number of characters the variable will hold. Note that no extra bits are required to hold a termination character; Verilog does not store a string termination character. Strings can be manipulated using the standard operators.

When a variable is larger than required to hold a value being assigned, Verilog pads the contents on the left with zeros after the assignment. This is consistent with the padding that occurs during assignment of non-string values.

Certain characters can be used in strings only when preceded by an introductory character called an escape character. The following table lists these characters in the right-hand column with the escape sequence that represents the character in the left-hand column.

**Special Characters in Strings**

<table>
<thead>
<tr>
<th>Character</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>\n</td>
<td>New line character</td>
</tr>
<tr>
<td>\t</td>
<td>Tab character</td>
</tr>
<tr>
<td>\</td>
<td>Backslash () character</td>
</tr>
<tr>
<td>&quot;</td>
<td>Double quote (&quot;) character</td>
</tr>
<tr>
<td>\ddd</td>
<td>A character specified in 1–3 octal digits (0 &lt;= d &lt;= 7)</td>
</tr>
<tr>
<td>%%</td>
<td>Percent (%) character</td>
</tr>
</tbody>
</table>

**Example**
Design Name : strings  
File Name : strings.v  
Function : This program shows how string can be stored in reg  
Coder : Deepak Kumar Tala

module strings();  
declare a register variable that is 21 bytes  
reg [8:21:0] string ;  
initial begin  
string = "This is sample string" ;  
$display ( "%s \n" , string);  
end  
endmodule

This is sample string
GATE LEVEL MODELING
CHAPTER 6
Introduction

Verilog has built in primitives like gates, transmission gates, and switches. This are rarely used for in design work, but are used in post synthesis world for modeling the ASIC/FPGA cells, this cells are then used for gate level simulation or what is called as SDF simulation. Also the output netlist fromate from the synthesis tool which is imported into place and route tool is also in Verilog gate level primitives.

Gate Primitives

<table>
<thead>
<tr>
<th>Gate</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>N−input AND gate</td>
</tr>
<tr>
<td>nand</td>
<td>N−input NAND gate</td>
</tr>
<tr>
<td>or</td>
<td>N−input OR gate</td>
</tr>
<tr>
<td>nor</td>
<td>N−input NOR gate</td>
</tr>
<tr>
<td>xor</td>
<td>N−input XOR gate</td>
</tr>
<tr>
<td>xnor</td>
<td>N−input XNOR gate</td>
</tr>
</tbody>
</table>

The gates have one scalar output and multiple scalar inputs. The 1st terminal in the list of gate terminals is an output and the other terminals are inputs.

Examples

```
module gates();
wire out0;
wire out1;
wire out2;
reg in1,in2,in3,in4;
not U1(out0,in1);
and U2(out1,in1,in2,in3,in4);
xor U3(out2,in1,in2,in3);
initial begin
```

www.asic-world.com
$monitor("in1 = %b in2 = %b in3 = %b in4 = %b out0 = %b out1 = %b out2 = %b", in1, in2, in3, in4, out0, out1, out2);
in1 = 0;
in2 = 0;
in3 = 0;
in4 = 0;
#1 in1 = 1;
#1 in2 = 1;
#1 in3 = 1;
#1 in4 = 1;
#1 $finish;
end
endmodule

in1 = 0 in2 = 0 in3 = 0 in4 = 0 out0 = 1 out1 = 0 out2 = 0
in1 = 1 in2 = 0 in3 = 0 in4 = 0 out0 = 0 out1 = 0 out2 = 1
in1 = 1 in2 = 1 in3 = 0 in4 = 0 out0 = 0 out1 = 0 out2 = 0
in1 = 1 in2 = 1 in3 = 1 in4 = 0 out0 = 0 out1 = 0 out2 = 1
in1 = 1 in2 = 1 in3 = 1 in4 = 1 out0 = 0 out1 = 1 out2 = 1

Transmission Gate Primitives

<table>
<thead>
<tr>
<th>Gate</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>not</td>
<td>N–output inverter</td>
</tr>
<tr>
<td>buf</td>
<td>N–output buffer.</td>
</tr>
<tr>
<td>bufif0</td>
<td>Tri–state buffer, Active low en.</td>
</tr>
<tr>
<td>bufif1</td>
<td>Tri–state buffer, Active high en.</td>
</tr>
<tr>
<td>notif0</td>
<td>Tristate inverter, Low en.</td>
</tr>
<tr>
<td>notif1</td>
<td>Tristate inverter, High en.</td>
</tr>
</tbody>
</table>

Examples
module transmission_gates();

reg data_enable_low, in;

wire data_bus, out1, out2;

bufif0 U1(data_bus, in, data_enable_low);
buf U2(out1, in);
not U3(out2, in);

initial begin
$monitor( "in = %b data_enable_low = %b out1 = %b out2 = %b", in, data_enable_low, out1, out2);
data_enable_low = 0;
in = 0;
#4 data_enable_low = 1;
#8 $finish;
end

always #2 in = ~in;

endmodule

in = 0 data_enable_low = 0 out1 = 0 out2 = 1
in = 1 data_enable_low = 0 out1 = 1 out2 = 0
in = 0 data_enable_low = 1 out1 = 0 out2 = 1
in = 0 data_enable_low = 1 out1 = 1 out2 = 0
in = 0 data_enable_low = 1 out1 = 0 out2 = 1
in = 1 data_enable_low = 1 out1 = 1 out2 = 0
Transmission gates are bi–directional and can be resistive or non–resistive.

**Syntax:** keyword unique_name (inout1, inout2, control);

**Examples**

```verilog
module switch_primitives();
wire net1, net2, net3;
wire net4, net5, net6;
tranif0 my_gate1 (net1, net2, net3);
rtranif1 my_gate2 (net4, net5, net6);
endmodule
```

Transmission gates tran and rtran are permanently on and do not have a control line. Tran can be used to interface two wires with separate drives, and rtran can be used to weaken signals. Resistive devices reduce the signal strength which appears on the output by one level. All the switches only pass signals from source to drain, incorrect wiring of the devices will result in high impedance outputs.

**Logic Values and signal Strengths**

The Verilog HDL has got four logic values
<table>
<thead>
<tr>
<th>Logic Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>zero, low, false</td>
</tr>
<tr>
<td>1</td>
<td>one, high, true</td>
</tr>
<tr>
<td>z or Z</td>
<td>high impedance, floating</td>
</tr>
<tr>
<td>x or X</td>
<td>unknown, uninitialized, contention</td>
</tr>
</tbody>
</table>

### Verilog Strength Levels

<table>
<thead>
<tr>
<th>Strength Level</th>
<th>Specification Keyword</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 Supply Drive</td>
<td>supply0 supply1</td>
</tr>
<tr>
<td>6 Strong Pull</td>
<td>strong0 strong1</td>
</tr>
<tr>
<td>5 Pull Drive</td>
<td>pull0 pull1</td>
</tr>
<tr>
<td>4 Large Capacitance</td>
<td>large</td>
</tr>
<tr>
<td>3 Weak Drive</td>
<td>weak0 weak1</td>
</tr>
<tr>
<td>2 Medium Capacitance</td>
<td>medium</td>
</tr>
<tr>
<td>1 Small Capacitance</td>
<td>small</td>
</tr>
<tr>
<td>0 Hi Impedance</td>
<td>highz0 highz1</td>
</tr>
</tbody>
</table>

### Example

Two buffers that has output
A : Pull 1  
B : Supply 0  
Since supply 0 is stronger then pull 1, Output C takes value of B.
Two buffers that has output

**A : Supply 1**

**B : Large 1**

Since Supply 1 is stronger than Large 1, Output C takes the value of A

---

**Designing Using Primitives**

Designing using primitives is used only in library development, where the ASIC vendor provides the ASIC library verilog description using verilog primitives and user defines primitives (UDP).

---

**AND Gate from NAND Gate**

---

**Code**

```verilog
// Structural model of AND gate from two NANDS
module and_from_nand();

reg X, Y;
wire F, W;

// Two instantiations of the module NAND
nand U1(W,X, Y);
nand U2(F, W, W);

// Testbench Code
initial begin
$monitor("X = %b Y = %b F = %b", X, Y, F);
X = 0;
Y = 0;
#1 X = 1;
```

---
# D-Flip flop from NAND Gate

Verilog Code:

```verilog
module dff_from_nand();
wire Q, Q_BAR;
reg D, CLK;

and U1 (X, D, CLK);
and U2 (Y, X, CLK);
and U3 (Q, Q_BAR, X);
and U4 (Q_BAR, Q, Y);

// Testbench of above code
initial begin
$monitor("CLK = %b D = %b Q = %b Q_BAR = %b", CLK, D, Q, Q_BAR);
CLK = 0;
D = 0;
#3 D = 1;
#3 D = 0;
#3 $finish;
end
always #2 CLK = ~CLK;
endmodule
```

X = 0 Y = 0 F = 0
X = 1 Y = 0 F = 0
X = 1 Y = 1 F = 1
X = 0 Y = 1 F = 0
CLK = 0  D = 0  Q = x  Q_BAR = x
CLK = 1  D = 0  Q = 0  Q_BAR = 1
CLK = 1  D = 1  Q = 1  Q_BAR = 0
CLK = 0  D = 1  Q = 1  Q_BAR = 0
CLK = 1  D = 0  Q = 0  Q_BAR = 1
CLK = 0  D = 0  Q = 0  Q_BAR = 1

Multiplexer from primitives

Verilog Code

```
module mux_from_gates();
reg c0,c1,c2,c3,A,B;
wire Y;
// Invert the sel signals
not (a_inv, A);
not (b_inv, B);
// 3-input AND gate
and (y0,c0,a_inv,b_inv);
and (y1,c1,a_inv,B);
and (y2,c2,A,b_inv);
and (y3,c3,A,B);
// 4-input OR gate
or (Y, y0,y1,y2,y3);
initial begin
    $monitor ("c0 = %b c1 = %b c2 = %b c3 = %b A = %b B = %b Y = %b", c0, c1, c2, c3, A, B, Y);
    c0 = 0;
end
```

www.asic-world.com
Gate and Switch delays

In real circuits, logic gates have delays associated with them. Verilog provides the mechanism to associate delays with gates.

- Rise, Fall, and Turn-off delays.
- Minimal, Typical, and Maximum delays.

Rise Delay

The rise delay is associated with a gate output transition to 1 from another value (0, x, z).
Fall Delay

The fall delay is associated with a gate output transition to 0 from another value (1,x,z).

Turn-off Delay

The Turn-off delay is associated with a gate output transition to z from another value (0,1,x).

Min Value

The min value is the minimum delay value that the gate is expected to have.

Typ Value

The typ value is the typical delay value that the gate is expected to have.

Max Value

The max value is the maximum delay value that the gate is expected to have.

Examples
module delay_example();
wire out1, out2, out3, out4, out5, out6;
reg b, c;

// Delay for all transitions
or #5 u_or (out1, b, c);
and #(1,2) u_and (out2, b, c);
// Rise and fall delay
or #(1,2,3) u_or (out3, b, c);
// Rise, fall and turn off delay
nor #(1,2,3) u_nor (out3, b, c);
// One Delay, min, typ and max
nand #(1:2:3) u_nand (out4, b, c);
// Two delays, min, typ and max
buf #(1:4:8,4:5:6) u_buf (out5, b);
// Three delays, min, typ, and max
notif1 #(1:2:3:4:5:6:7:8:9) u_notif1 (out6, b, c);

// Testbench code
initial begin
$monitor("Time = %g b = %b c=%b out1=%b out2=%b out3=%b out4=%b out5=%b out6=%b", $time, b, c, out1, out2, out3, out4, out5, out6);
b = 0;
c = 0;
#10 b = 1;
#10 c = 1;
#10 b = 0;
#10 $finish;
end
endmodule

Time = 0 b = 0 c=0 out1=x out2=x out3=x out4=x out5=x out6=x
Time = 1 b = 0 c=0 out1=x out2=x out3=1 out4=x out5=x out6=x
Time = 2 b = 0 c=0 out1=x out2=0 out3=1 out4=1 out5=x out6=z
Time = 5 b = 0 c=0 out1=0 out2=0 out3=1 out4=1 out5=0 out6=z
Time = 8 b = 0 c=0 out1=0 out2=0 out3=1 out4=1 out5=0 out6=z
Time = 10 b = 1 c=0 out1=0 out2=0 out3=1 out4=1 out5=0 out6=z
Time = 12 b = 1 c=0 out1=0 out2=0 out3=0 out4=1 out5=0 out6=z
Time = 14 b = 1 c=0 out1=0 out2=0 out3=0 out4=1 out5=1 out6=z
Time = 15 b = 1 c=0 out1=0 out2=0 out3=0 out4=1 out5=1 out6=z
Time = 20 b = 1 c=1 out1=1 out2=0 out3=0 out4=1 out5=1 out6=z
Time = 21 b = 1 c=1 out1=1 out2=1 out3=0 out4=1 out5=1 out6=z
Time = 22 b = 1 c=1 out1=1 out2=1 out3=0 out4=0 out5=1 out6=z
Time = 25 b = 1 c=1 out1=1 out2=1 out3=0 out4=0 out5=1 out6=0
Time = 30 b = 0 c=1 out1=1 out2=1 out3=0 out4=0 out5=1 out6=0
Time = 32 b = 0 c=1 out1=1 out2=0 out3=0 out4=1 out5=1 out6=1
Time = 35 b = 0 c=1 out1=1 out2=0 out3=0 out4=1 out5=0 out6=1
```verilog
module buf_gate ();

reg in;
wire out;

buf #(5) (out,in);

initial begin
$monitor ( "Time = %g in = %b out=%b" , $time, in, out);
in = 0;
#10 in = 1;
#10 in = 0;
#10 $finish;
end
endmodule
```

Time = 0 in = 0 out=x
Time = 5 in = 0 out=0
Time = 10 in = 1 out=0
Time = 15 in = 1 out=1
Time = 20 in = 0 out=1
Time = 25 in = 0 out=0

---

```verilog
module buf_gate1 ();

reg in;
wire out;

buf #(2,3) (out,in);

initial begin
$monitor ( "Time = %g in = %b out=%b" , $time, in, out);
in = 0;
#10 in = 1;
#10 in = 0;
#10 $finish;
end
endmodule
```
Gate Delay Code Example

```verilog
module delay();
    reg in;
    wire rise_delay, fall_delay, all_delay;

    initial begin
        $monitor ("Time = %g in = %b rise_delay = %b fall_delay = %b all_delay = %b", $time, in, rise_delay, fall_delay, all_delay);
        in = 0;
        #10 in = 1;
        #10 in = 0;
        #20 $finish;
    end

    buf #(1,0)U_rise (rise_delay,in);
    buf #(0,1)U_fall (fall_delay,in);
    buf #1 U_all (all_delay,in);
endmodule
```

Time = 0 in = 0 rise_delay = 0 fall_delay = x all_delay = x
Time = 1 in = 0 rise_delay = 0 fall_delay = 0 all_delay = 0
Time = 10 in = 1 rise_delay = 0 fall_delay = 1 all_delay = 0
Time = 11 in = 1 rise_delay = 1 fall_delay = 1 all_delay = 1
Time = 20 in = 0 rise_delay = 0 fall_delay = 1 all_delay = 1
Time = 21 in = 0 rise_delay = 0 fall_delay = 0 all_delay = 0
N-Input Primitives

The and, nand, or, nor, xor, and xnor primitives have one output and any number of inputs

- The single output is the first terminal
- All other terminals are inputs

Examples

```verilog
module n_in_primitive();
wire out1,out2,out3;
reg in1,in2,in3,in4;

// Two input AND gate
and u_and1 (out1, in1, in2);

// four input AND gate
and u_and2 (out2, in1, in2, in3, in4);

// three input XNOR gate
xnor u_xnor1 (out3, in1, in2, in3);

// Testbench Code
initial begin
$monitor ( "in1 = %b in2 = %b in3 = %b in4 = %b out1 = %b out2 = %b out3 = %b" , in1, in2, in3, in4, out1, out2, out3);
in1 = 0;
in2 = 0;
in3 = 0;
in4 = 0;
#1 in1 = 1;
#1 in2 = 1;
#1 in3 = 1;
#1 in4 = 1;
#1 $finish;
end
endmodule
```

<table>
<thead>
<tr>
<th>Test Case</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>in1 = 0 in2 = 0 in3 = 0 in4 = 0 out1 = 0 out2 = 0 out3 = 1</td>
<td></td>
</tr>
<tr>
<td>in1 = 1 in2 = 0 in3 = 0 in4 = 0 out1 = 0 out2 = 0 out3 = 0</td>
<td></td>
</tr>
<tr>
<td>in1 = 1 in2 = 1 in3 = 0 in4 = 0 out1 = 1 out2 = 0 out3 = 1</td>
<td></td>
</tr>
<tr>
<td>in1 = 1 in2 = 1 in3 = 1 in4 = 0 out1 = 1 out2 = 0 out3 = 0</td>
<td></td>
</tr>
<tr>
<td>in1 = 1 in2 = 1 in3 = 1 in4 = 1 out1 = 1 out2 = 1 out3 = 0</td>
<td></td>
</tr>
</tbody>
</table>
**N-Output Primitives**

The buf and not primitives have any number of outputs and one input

- The output are in first terminals listed.
- The last terminal is the single input.

---

**Examples**

```module n_out_primitive();
3wire out, out_0, out_1, out_2, out_3, out_a, out_b, out_c;
4wire in;
5// one output Buffer gate
6buf u_buf0 (out, in);
7// four output Buffer gate
8buf u_buf1 (out_0, out_1, out_2, out_3, in);
9// three output Invertor gate
10not u_not0 (out_a, out_b, out_c, in);
12endmodule```
USER DEFINED PRIMITIVES
CHAPTER 7
**Introduction**

Verilog has built in primitives like gates, transmission gates, and switches. This is rather small number of primitives, if we need more complex primitives, then Verilog provides UDP, or simply User Defined Primitives. Using UDP we can model

- Combinational Logic
- Sequentation Logic

We can include timing information along with this UDP to model complete ASIC library models.

**Syntax**

UDP begins with reserve word **primitive** and ends with **endprimitive**. This should follow by ports/terminals of primitive. This is kind of same as we do for module definition. UDP's should be defined outside **module** and **endmodule**

```verilog
1// This code shows how input/output ports
2// and primitive is declared
3primitive udp_syntax ( 
4   // Port a
5   // Port b
6   // Port c
7   // Port d
8);
9  output a;
10  input b,c,d;
11
12// UDP function code here
13
14endprimitive
```

In the above code, udp_syntax is the primitive name, it contains ports a, b,c,d.

The formal syntax of the UDP definition is as follows

```
<UDP>
 ::= primitive <name_of_UDP> ( <output_terminal_name>, 
    <input_terminal_name> <,<input_terminal_name>>* ) ;
<UDP_declaration>+
<UDP_initial_statement>?
<table_definition>
endprimitive

<name_of_UDP>
 ::= <IDENTIFIER>
<UDP_declaration>
 ::= <UDP_output_declaration>
| = <reg_declaration>
| = <UDP_input_declaration>
```
<UDP_output_declaration>
 ::= output <output_terminal_name>; 
<reg_declaration>
 ::= reg <output_terminal_name> ;

<UDP_input_declaration>
 ::= input <input_terminal_name> <,<input_terminal_name>>* ;

<UDP_initial_statement>
 ::= initial <output_terminal_name> = <init_val> ;

<init_val>
 ::= 1'b0 |
 ::= 1'b1 |
 ::= 1'bx |
 ::= 1 |
 ::= 0

<table_definition>
 ::= table 
   <table_entries>
   endtable

<table_entries>
 ::= <combinational_entry>+ |
 ::= <sequential_entry>+ 

<combinational_entry>
 ::= <level_input_list> : <OUTPUT_SYMBOL> ;

<sequential_entry>
 ::= <input_list> : <state> : <next_state> ;

<input_list>
 ::= <level_input_list> |
 ::= <edge_input_list>

<level_input_list>
 ::= <LEVEL_SYMBOL>+ 

<edge_input_list>
 ::= <LEVEL_SYMBOL>* <edge> <LEVEL_SYMBOL>*

<edge>
 ::= ( <LEVEL_SYMBOL> <LEVEL_SYMBOL> ) |
 ::= <EDGE_SYMBOL>

<state>
 ::= <LEVEL_SYMBOL>

<next_state>
 ::= <OUTPUT_SYMBOL> |
 ::= −

---

**UDP ports rules**

- A UDP can contain only one output and up to 10 inputs max.
- Output Port should be the first port followed by one or more input ports.
- All UDP ports are scalar, i.e. Vector ports are not allowed.
• UDP's can not have bidirectional ports.
• The output terminal of a sequential UDP requires an additional declaration as type reg.
• It is illegal to declare a reg for the output terminal of a combinational UDP

### Body

Functionality of primitive (both combinational and sequential) is described inside a table, and it ends with reserve word endtable as shown in code below. For sequential UDP, we can use initial to assign initial value to output.

```
// This code shows how UDP body looks like
primitive udp_body ( 
  // Port a
  // Port b
  // Port c 
);
output a;
input b,c;
// UDP function code here
// A = B | C;
table
  B C : A
  ?  : 1;
  0 0 : 0;
endtable
endprimitive
```

**Note:** A UDP cannot use 'z' in input table

### TestBench to Check above UDP

```
#include "udp_body.v"
module udp_body_tb();
reg b,c;
wire a;
udp_body udp (a,b,c);
initial begin
$monitor( " B = %b C = %b A = %b",b,c,a);
b = 0;
c = 0;
#1 b = 1;
#1 b = 0;
#1 c = 1;
#1 b = 1'bx;
#1 c = 0;
#1 b = 1;
#1 c = 1'bx;
#1 b = 0;
```

www.asic-world.com
Simulator Output

<table>
<thead>
<tr>
<th>Condition</th>
<th>Output Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>B = 0 C = 0</td>
<td>A = 0</td>
</tr>
<tr>
<td>B = 1 C = 0</td>
<td>A = 1</td>
</tr>
<tr>
<td>B = 0 C = 0</td>
<td>A = 0</td>
</tr>
<tr>
<td>B = 0 C = 1</td>
<td>A = 1</td>
</tr>
<tr>
<td>B = x C = 1</td>
<td>A = 1</td>
</tr>
<tr>
<td>B = x C = 0</td>
<td>A = x</td>
</tr>
<tr>
<td>B = 1 C = 0</td>
<td>A = 1</td>
</tr>
<tr>
<td>B = 1 C = x</td>
<td>A = 1</td>
</tr>
<tr>
<td>B = 0 C = x</td>
<td>A = x</td>
</tr>
</tbody>
</table>

Table

Table is used for describing the function of UDP. Verilog reserve word `table` marks the start of table and reserve word `endtable` marks the end of table.

Each line inside a table is one condition, as and when a input changes, the input condition is matched and the output is evaluated to reflect the new change in input.

initial

initial statement is used for initialization of sequential UDP's. This statement begins with the keyword `initial`. The statement that follows must be an assignment statement that assigns a single bit literal value to the output terminal `reg`.

```
primitive udp_initial (a,b,c);
output a;
input b,c;
reg a;
initial a = 1'b1;
table
udp_initial behaviour
endtable
endprimitive
```

Symbols

UDP uses special symbols to describe functions, like rising edge, don’t care so on. Below table shows the symbols that are used in UDP's
### Symbol Interpretation Explanation

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Interpretation</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>?</td>
<td>0 or 1 or X</td>
<td>? means the variable can be 0 or 1 or x</td>
</tr>
<tr>
<td>b</td>
<td>0 or 1</td>
<td>Same as ?, but x is not included</td>
</tr>
<tr>
<td>f</td>
<td>(10)</td>
<td>Falling edge on an input</td>
</tr>
<tr>
<td>r</td>
<td>(01)</td>
<td>Rising edge on an input</td>
</tr>
<tr>
<td>p</td>
<td>(01) or (0x) or (x1) or (1z) or (z1)</td>
<td>Rising edge including x and z</td>
</tr>
<tr>
<td>n</td>
<td>(10) or (1x) or (x0) or (0z) or (z0)</td>
<td>Falling edge including x and z</td>
</tr>
<tr>
<td>*</td>
<td>(??)</td>
<td>All transitions</td>
</tr>
<tr>
<td>–</td>
<td>no change</td>
<td>No Change</td>
</tr>
</tbody>
</table>

We will see them in detail in next few pages.

#### Combinational UDPs

In combinational UDPs, the output is determined as a function of the current input. Whenever an input changes value, the UDP is evaluated and one of the state table rows is matched. The output state is set to the value indicated by that row. This is kind of same as condition statements, each line in table is one condition.

Combinational UDPs have one field per input and one field for the output. Input fields and output fields are separated with colon. Each row of the table is terminated by a semicolon. For example, the following state table entry specifies that when the three inputs are all 0, the output is 0.

```
1 primitive udp_combo (.....);
2
3 table
4 0 0 0 : 0;
5...
6 endtable
7 endprimitive
```

The order of the inputs in the state table description must correspond to the order of the inputs in the port list in the UDP definition header. It is not related to the order of the input declarations.

Each row in the table defines the output for a particular combination of input states. If all inputs are specified as x, then the output must be specified as x. All combinations that are not explicitly specified result in a default output state of x.

#### Example

In below example entry, the ? represents a don’t–care condition. This symbol indicates iterative substitution of 1, 0, and x. The table entry specifies that when the inputs are 0 and 1, the output is 1 no matter what the value of the current state is.
You do not have to explicitly specify every possible input combination. All combinations that are not explicitly specified result in a default output state of x.

It is illegal to have the same combination of inputs, specified for different outputs.

```verilog
// This code shows how UDP body looks like
primitive udp_body (a, // Port a
                   b, // Port b
                   c); // Port c

output a;
input b,c;

// UDP function code here
// A = B | C;
table
  B C : A
  ? ? : ?;
  ? 0 : 0;
endtable
endprimitive
```

**TestBench to Check above UDP**

```verilog
`include "udp_body.v"
module udp_body_tb();

reg b,c;
wire a;

udp_body udp (a,b,c);

initial begin
  $monitor( " B = %b C = %b A = %b",b,c,a);
  b = 0;
  c = 0;
  #1 b = 1;
  #1 b = 0;
  #1 c = 1;
  #1 b = 1'bx;
  #1 c = 0;
  #1 b = 1;
  #1 c = 1'bx;
  #1 b = 0;
  #1 $finish;
end
endmodule
```
**Level Sensitive Sequential UDP**

Level-sensitive sequential behavior is represented the same way as combinational behavior, except that the output is declared to be of type reg, and there is an additional field in each table entry. This new field represents the current state of the UDP.

- The output is declared as reg to indicate that there is an internal state. The output value of the UDP is always the same as the internal state.
- A field for the current state has been added. This field is separated by colons from the inputs and the output.

Sequential UDPS have an additional field inserted between the input fields and the output field, compared to combinational UDP. This additional field represents the current state of the UDP and is considered equivalent to the current output value. It is delimited by colons.

```vhdl
primitive udp_seq (.....);
```

```vhdl
1 table
2 0 0 : 0 : 0;
3 ..
5 endtable
6 endprimitive
```

**Example**

```vhdl
primitive udp_latch(q, clk, d) ;
2 output q;
3 input clk, d;
4 reg q;
5 table
6 /clk d q q+
7 0 1 : ? : 1 ;
9 0 : ? : 0 ;
```
Edge–Sensitive UDPs

In level-sensitive behavior, the values of the inputs and the current state are sufficient to determine the output value. Edge-sensitive behavior differs in that changes in the output are triggered by specific transitions of the inputs.

As in the combinational and the level-sensitive entries, a ? implies iteration of the entry over the values 0, 1, and x. A dash (−) in the output column indicates no value change.

All unspecified transitions default to the output value x. Thus, in the previous example, transition of clock from 0 to x with data equal to 0 and current state equal to 1 result in the output q going to x.

All transitions that should not affect the output must be explicitly specified. Otherwise, they will cause the value of the output to change to x. If the UDP is sensitive to edges of any input, the desired output state must be specified for all edges of all inputs.

Example

```
primitive udp_sequential(q, clk, d);
output q;
input clk, d;
reg q;

// obtain output on rising edge of clk
// clk d q q+
(01) 0 : ? : 0 ;
(01) 1 : ? : 1 ;
(0?) 1 : 1 : 1 ;
(0?) 0 : 0 : 0 ;
// ignore negative edge of clk
(?0) ? : ? : − ;
// ignore d changes on steady clk
(??) : ? : − ;

endtable
endprimitive
```

Example UDP with initial
primitive udp_sequential_initial(q, clk, d);
output q;
input clk, d;
reg q;

initial begin
  q = 0;
end

// obtain output on rising edge of clk
// clk d q q+
(01) 0 : ? : 0 ;
(01) 1 : ? : 1 ;
(0?) 1 : 1 : 1 ;
(0?) 0 : 0 : 0 ;

// ignore negative edge of clk
(?0) ? : ? : – ;

// ignore d changes on steady clk
endtable
endprimitive
### Arithmetic Operators

- **Binary:** +, −, *, /, % (the modulus operator)
- **Unary:** +, − (This is used to specify the sign)
- Integer division truncates any fractional part
- The result of a modulus operation takes the sign of the first operand
- If any operand bit value is the unknown value x, then the entire result value is x
- Register data types are used as unsigned values (Negative numbers are stored in two’s complement form)

#### Example

```verilog
module arithmetic_operators();

initial begin
    $display( " 5 + 10 = %d", 5 + 10);
    $display( " 5 − 10 = %d", 5 − 10);
    $display( " 10 − 5 = %d", 10 − 5);
    $display( " 10 * 5 = %d", 10 * 5);
    $display( " 10 / 5 = %d", 10 / 5);
    $display( " 10 / −5 = %d", 10 / −5);
    $display( " 10 % 3 = %d", 10 % 3);
    $display( " +5 = %d", +5);
    $display( " −5 = %d", −5);

#10 $finish;
end
endmodule
```

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>a less than b</td>
</tr>
<tr>
<td>a&gt;b</td>
<td>a greater than b</td>
</tr>
<tr>
<td>a&lt;=b</td>
<td>a less than or equal to b</td>
</tr>
<tr>
<td>a&gt;=b</td>
<td>a greater than or equal to b</td>
</tr>
</tbody>
</table>
The result is a scalar value:
• 0 if the relation is false
• 1 if the relation is true
• x if any of the operands has unknown x bits

**Note:** If a value is x or z, then the result of that test is false (0)

---

### Example

```verilog
module relational_operators();

initial begin
    $display(" 5 <= 10 = %b", (5 <= 10));
    $display(" 5 >= 10 = %b", (5 >= 10));
    $display(" 1'bx <= 10 = %b", (1'bx <= 10));
    $display(" 1'bz <= 10 = %b", (1'bz <= 10));

#10 $finish;
end

endmodule
```

5 <= 10 = 1
5 >= 10 = 0
1'bx <= 10 = 1
1'bz <= 10 = 1

---

### Equality Operators

There are two types of Equality operators. Case Equality and Logical Equality.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>a === b</td>
<td>a equal to b, including x and z (Case equality)</td>
</tr>
<tr>
<td>a !== b</td>
<td>a not equal to b, including x and z (Case inequality)</td>
</tr>
<tr>
<td>a == b</td>
<td>a equal to b, resulting may be unknown (logical equality)</td>
</tr>
<tr>
<td>a != b</td>
<td>a not equal to b, result may be unknown (logical equality)</td>
</tr>
</tbody>
</table>

- Operands are compared bit by bit, with zero filling if the two operands do not have the same length
- Result is 0 (false) or 1 (true)
- For the == and != operators the result is x, if either operand contains an x or a z
- For the === and !== operators bits with x and z are included in the comparison and must match for the result to be true
The result is always 0 or 1.

**Example**

```verilog
dmodule equality_operators();

initial begin
  // Case Equality
  $display ("4'b001 === 4'b001 = %b", (4'b001 === 4'b001));
  $display ("4'b0x1 === 4'b001 = %b", (4'b0x01 === 4'b0x01));
  $display ("4'bz0x1 === 4'bz0x1 = %b", (4'bz0x1 === 4'bz0x1));
  $display ("4'bz0x1 === 4'bz001 = %b", (4'bz0x1 === 4'bz001));

  // Case Inequality
  $display ("4'b0x1 !== 4'b001 = %b", (4'b0x01 !== 4'b0x01));
  $display ("4'bz0x1 !== 4'bz001 = %b", (4'bz0x1 !== 4'bz001));

  // Logical Equality
  $display ("5 == 10 = %b", (5 == 10));
  $display ("5 == 5 = %b", (5 == 5));

  // Logical Inequality
  $display ("5 != 5 = %b", (5 != 5));
  $display ("5 != 6 = %b", (5 != 6));

  #10 $finish;
end
endmodule
```

### Logical Operators

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>!</td>
<td>logic negation</td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td>logical and</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Expressions connected by && and || are evaluated from left to right
- Evaluation stops as soon as the result is known
- The result is a scalar value:
0 if the relation is false
1 if the relation is true
x if any of the operands has unknown x bits

Example

```verilog
module logical_operators();

initial begin
    // Logical AND
    $display ("1'b1 && 1'b1 = %b", (1'b1 & & 1'b1));
    $display ("1'b1 && 1'b0 = %b", (1'b1 & & 1'b0));
    $display ("1'b1 && 1'bx = %b", (1'b1 & & 1'bx));

    // Logical OR
    $display ("1'b1 || 1'b0 = %b", (1'b1 || 1'b0));
    $display ("1'b0 || 1'bx = %b", (1'b0 || 1'bx));

    // Logical Negation
    $display ("! 1'b1 = %b", (! 1'b1));
    $display ("! 1'b0 = %b", (! 1'b0));
    #10 $finish;
end
endmodule
```

1'b1 && 1'b1 = 1
1'b1 && 1'b0 = 0
1'b1 && 1'bx = x
1'b1 || 1'b0 = 1
1'b0 || 1'b0 = 0
1'b0 || 1'bx = x
! 1'b1 = 0
! 1'b0 = 1

Bitwise Operators

Bitwise operators perform a bit wise operation on two operands. They take each bit in one operand and perform the operation with the corresponding bit in the other operand. If one operand is shorter than the other, it will be extended on left side with zeros to match the length of the longer operand.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>~</td>
<td>negation</td>
</tr>
<tr>
<td>&amp;</td>
<td>and</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>^</td>
<td>exclusive or</td>
</tr>
<tr>
<td>^~ or ~^</td>
<td>exclusive nor (equivalence)</td>
</tr>
</tbody>
</table>
• Computations include unknown bits, in the following way:
  ♦ \( ~x = x \)
  ♦ \( 0 \& x = 0 \)
  ♦ \( 1 \& x = x \& x = x \)
  ♦ \( 1 \mid x = 1 \)
  ♦ \( 0 \mid x = x \mid x = x \)
  ♦ \( 0 \uparrow x = 1 \uparrow x = x \uparrow x = x \)
  ♦ \( 0 \uparrow \sim x = 1 \uparrow \sim x = x \uparrow \sim x = x \)
  ♦ When operands are of unequal bit length, the shorter operand is zero–filled in the most significant bit positions

```
module bitwise_operators();
initial begin
  // Bit Wise Negation
  $display ("~4'b0001 = %b", (~4'b0001));
  $display ("~4'bx001 = %b", (~4'bx001));
  $display ("~4'bz001 = %b", (~4'bz001));
  // Bit Wise AND
  $display ("4'b0001 & 4'b1001 = %b", (4'b0001 & 4'b1001));
  $display ("4'b1001 & 4'bx001 = %b", (4'b1001 & 4'bx001));
  $display ("4'b1001 & 4'bz001 = %b", (4'b1001 & 4'bz001));
  // Bit Wise OR
  $display ("4'b0001 | 4'b1001 = %b", (4'b0001 | 4'b1001));
  $display ("4'b0001 | 4'bx001 = %b", (4'b0001 | 4'bx001));
  $display ("4'b0001 | 4'bz001 = %b", (4'b0001 | 4'bz001));
  // Bit Wise XOR
  $display ("4'b0001 ^ 4'b1001 = %b", (4'b0001 ^ 4'b1001));
  $display ("4'b0001 ^ 4'bx001 = %b", (4'b0001 ^ 4'bx001));
  $display ("4'b0001 ^ 4'bz001 = %b", (4'b0001 ^ 4'bz001));
  // Bit Wise XNOR
  $display ("4'b0001 ~^ 4'b1001 = %b", (4'b0001 ~^ 4'b1001));
  $display ("4'b0001 ~^ 4'bx001 = %b", (4'b0001 ~^ 4'bx001));
  $display ("4'b0001 ~^ 4'bz001 = %b", (4'b0001 ~^ 4'bz001));
#10 $finish;
end
endmodule
```

```
~4'b0001     = 1110
~4'bx001     = x110
~4'bz001     = x110
4'b0001 & 4'b1001 = 0001
4'b1001 & 4'bx001 = x001
4'b1001 & 4'bz001 = x001
4'b0001 | 4'b1001 = 1001
4'b0001 | 4'bx001 = x001
4'b0001 | 4'bz001 = x001
4'b0001 ^ 4'b1001 = 1000
4'b0001 ^ 4'bx001 = x000
```

www.asic-world.com VERILOG OPERATORS 79
Reduction Operators

### Operator | Description
--- | ---
& | and
~& | nand
| | or
~| | nor
\(^\wedge\) | xor
\(^\wedge\) | xnor

- Reduction operators are unary.
- They perform a bit-wise operation on a single operand to produce a single bit result.
- Reduction unary NAND and NOR operators operate as AND and OR respectively, but with their outputs negated.
- Unknown bits are treated as described before.

#### Example

```verilog
module reduction_operators();

initial begin

    // Bit Wise AND reduction
    $display("& 4'b1001 = %b", (& 4'b1001));
    $display("& 4'bx111 = %b", (& 4'bx111));
    $display("& 4'bz111 = %b", (& 4'bz111));

    // Bit Wise NAND reduction
    $display("~& 4'b1001 = %b", (~& 4'b1001));
    $display("~& 4'bx001 = %b", (~& 4'bx001));
    $display("~& 4'bz001 = %b", (~& 4'bz001));

    // Bit Wise OR reduction
    $display("| 4'b1001 = %b", (| 4'b1001));
    $display("| 4'bx000 = %b", (| 4'bx000));
    $display("| 4'bz000 = %b", (| 4'bz000));

    // Bit Wise OR reduction
    $display("~| 4'b1001 = %b", (~| 4'b1001));
    $display("~| 4'bx001 = %b", (~| 4'bx001));
    $display("~| 4'bz001 = %b", (~| 4'bz001));

    // Bit Wise XOR reduction
```

www.asic-world.com VERILOG OPERATORS 80
21 $display (" ^ 4'b1001 = %b", (^ 4'b1001));
22 $display (" ^ 4'bx001 = %b", (^ 4'bx001));
23 $display (" ^ 4'bz001 = %b", (^ 4'bz001));
24 // Bit Wise XNOR
25 $display (" ~^ 4'b1001 = %b", (~^ 4'b1001));
26 $display (" ~^ 4'bx001 = %b", (~^ 4'bx001));
27 $display (" ~^ 4'bz001 = %b", (~^ 4'bz001));
28 #10 $finish;
29 end
30 endmodule

& 4'b1001 = 0
& 4'b111 = x
& 4'bx111 = x
& 4'bz111 = x
~& 4'b1001 = 1
~& 4'b001 = 1
~& 4'bx001 = 1
~& 4'bz001 = 1
| 4'b1001 = 1
| 4'b000 = x
| 4'bx000 = x
| 4'bz000 = x
~| 4'b1001 = 0
~| 4'b001 = 0
~| 4'bx001 = 0
~| 4'bx000 = 0
^ 4'b1001 = 0
^ 4'b001 = x
^ 4'bx001 = x
^ 4'bx000 = x
^ 4'bx000 = x

### Shift Operators

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;&lt;</td>
<td>left shift</td>
</tr>
<tr>
<td>&gt;&gt;</td>
<td>right shift</td>
</tr>
</tbody>
</table>

- The left operand is shifted by the number of bit positions given by the right operand.
- The vacated bit positions are filled with zeroes.

#### Example
module shift_operators();
initial begin
  // Left Shift
  $display ("4'b1001 << 1 = %b", (4'b1001 << 1));
  $display ("4'b10x1 << 1 = %b", (4'b10x1 << 1));
  $display ("4'b10z1 << 1 = %b", (4'b10z1 << 1));
  // Right Shift
  $display ("4'b1001 >> 1 = %b", (4'b1001 >> 1));
  $display ("4'b10x1 >> 1 = %b", (4'b10x1 >> 1));
  $display ("4'b10z1 >> 1 = %b", (4'b10z1 >> 1));
#10 $finish;
end
endmodule

4'b1001 << 1 = 0010
4'b10x1 << 1 = 0x10
4'b10z1 << 1 = 0z10
4'b1001 >> 1 = 0100
4'b10x1 >> 1 = 010x
4'b10z1 >> 1 = 010z

Concatenation Operators

- Concatenations are expressed using the brace characters { and }, with commas separating the expressions within
  - Example: + {a, b[3:0], c, 4'b1001} // if a and c are 8−bit numbers, the results has 24 bits
- Unsized constant numbers are not allowed in concatenations

Example

module concatenation_operator();
initial begin
  // concatenation
  $display ("{4'b1001,4'b10x1} = %b", {4'b1001,4'b10x1});
  #10 $finish;
end
endmodule

{4'b1001,4'b10x1} = 100110x1

Replication Operator Operators

Replication operator is used for replication group of bits n times. Say you have 4 bit variable and you want to replicate it 4 times to get a 16 bit variable, then we can use replication operator.
### Operator Description

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>{n{m}}</td>
<td>Replicate value m, n times</td>
</tr>
</tbody>
</table>

- Repetition multipliers that must be constants can be used:
  - \{3{a}\} // this is equivalent to \{a, a, a\}
- Nested concatenations and replication operator are possible:
  - \{b, 3{c, d}\} // this is equivalent to \{b, c, d, c, d, c, d\}

### Example

```verilog
module replication_operator();

initial begin
  // replication
  $display("\{4\{4'b1001\} = %b\}", \{4\{4'b1001\});
  // replication and concatenation
  $display("\{4\{4'b1001,1'bz\} = %b\}", \{4\{4'b1001,1'bz\}});

end

endmodule
```

\{4\{4'b1001\} = 1001100110011001
\{4\{4'b1001,1'bz\} = 1001z1001z1001z1001z

### Conditional Operators

- The conditional operator has the following C−like format:
  - cond_expr ? true_expr : false_expr
- The true_expr or the false_expr is evaluated and used as a result depending on if cond_expr evaluates to true or false

### Example

```verilog
module conditional_operator();

wire out;
reg enable, data;

// Tri state buffer
assign out = (enable) ? data : 1'bz;

initial begin
  $display("time\t enable data out");
  $monitor("%c\t %b %b %b", $time, enable, data, out);
end
```
enable = 0;
data = 0;
#1 data = 1;
#1 data = 0;
#1 enable = 1;
#1 data = 1;
#1 data = 0;
#1 enable = 0;
#10 $finish;
end
endmodule

<table>
<thead>
<tr>
<th>time</th>
<th>enable</th>
<th>data</th>
<th>out</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>z</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>z</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>z</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0</td>
<td>z</td>
</tr>
</tbody>
</table>

---

Operator Precedence

<table>
<thead>
<tr>
<th>Operator</th>
<th>Symbols</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unary, Multiply, Divide, Modulus</td>
<td>!, ~, *, /, %</td>
</tr>
<tr>
<td>Add, Subtract, Shift</td>
<td>+, −, &lt;&gt;</td>
</tr>
<tr>
<td>Relation, Equality</td>
<td>,&lt;=,&gt;=,==,!=,===,!==</td>
</tr>
</tbody>
</table>
VERILOG BEHAVIORAL MODELING

CHAPTER 9
Verilog HDL Abstraction Levels

- Behavioral Models: Higher level of modeling where behavior of logic is modeled.
- RTL Models: Logic is modeled at register level
- Structural Models: Logic is modeled at both register level and gate level.

Procedural Blocks

Verilog behavioral code is inside procedures blocks, but there is an exception, some behavioral code also exist outside procedures blocks. We can see this in detail as we make progress.

There are two types of procedural blocks in Verilog

- **initial**: initial blocks execute only once at time zero (start execution at time zero).
- **always**: always blocks loop to execute over and over again, in other words as name means, it executes always.

Example – initial

```
module initial_example();
reg clk, reset, enable, data;

initial begin
  clk = 0;
  reset = 0;
  enable = 0;
  data = 0;
end

endmodule
```

In the above example, the initial block execution and always block execution starts at time 0. Always blocks waits for the event, here positive edge of clock, where as initial block without waiting just executed all the statements within begin and end statement.

Example – always
module always_example();
reg clk,reset,enable,q_in,data;

always @(posedge clk)
begin
    if (reset)
        data <= 0;
    else if (enable)
        data <= q_in;
end
endmodule

In always block, when the trigger event occurs, the code inside begin and end is executed and the once again the always block waits for next posedge of clock. This process of waiting and executing on event is repeated till simulation stops.

Procedural Assignment Statements

- Procedural assignment statements assign values to reg, integer, real, or time variables and can not assign values to nets (wire data types)
- You can assign to the register (reg data type) the value of a net (wire), constant, another register, or a specific value.

Example – Bad procedural assignment

module initial_bad();
reg clk,reset;
wire enable,data;

initial begin
    clk = 0;
    reset = 0;
    enable = 0;
    data = 0;
end
endmodule

Example – Good procedural assignment

module initial_good();
reg clk,reset,enable,data;

initial begin
    clk = 0;
    reset = 0;
    enable = 0;
    data = 0;
end
endmodule
Procedural Assignment Groups

If a procedure block contains more than one statement, those statements must be enclosed within

- Sequential `begin – end` block
- Parallel `fork – join` block

When using `begin–end`, we can give name to that group. This is called named blocks.

Example – "begin–end"

```
module initial_begin_end();
reg clk,reset,enable,data;
initial begin
  #1 clk = 0;
  #10 reset = 0;
  #5 enable = 0;
  #3 data = 0;
end
endmodule
```

Begin: clk gets 0 after 1 time unit, reset gets 0 after 11 time units, enable after 16 time units, data after 19 units. All the statements are executed in sequentially.

Example – "fork–join"

```
module initial_fork_join();
reg clk,reset,enable,data;
initial fork
  #1 clk = 0;
  #10 reset = 0;
  #5 enable = 0;
  #3 data = 0;
join
endmodule
```

Fork: clk gets value after 1 time unit, reset after 10 time units, enable after 5 time units, data after 3 time units. All the statements are executed in parallel.

Sequential Statement Groups
The **begin – end** keywords:

- Group several statements together.
- Cause the statements to be evaluated in sequentially (one at a time)
  - Any timing within the sequential groups is relative to the previous statement.
  - Delays in the sequence accumulate (each delay is added to the previous delay)
  - Block finishes after the last statement in the block.

**Example – sequential**

```verilog
module sequential();

reg a;

initial begin
    #10 a = 0;
    #11 a = 1;
    #12 a = 0;
    #13 a = 1;
    #14 $finish;
end

endmodule
```

Parallel Statement Groups

The **fork – join** keywords:

- Group several statements together.
- Cause the statements to be evaluated in parallel (all at the same time).
  - Timing within parallel group is absolute to the beginning of the group.
  - Block finishes after the last statement completes (Statement with high delay, it can be the first statement in the block).

**Example – Parallel**

```verilog
module parallel();

reg a;

initial
fork
    #10 a = 0;
    #11 a = 1;
    #12 a = 0;
    #13 a = 1;
endfork

#14 $finish;
```

**www.asic-world.com** VERILOG BEHAVIORAL MODELING 90
Example − Mixing "begin–end" and "fork – join"

```verilog
module fork_join();
reg clk,reset,enable,data;
initial begin
$display ("Starting simulation");
fork : FORK_VAL
#1 clk = 0;
#5 reset = 0;
#5 enable = 0;
#2 data = 0;
join
$display ("Terminating simulation");
#10 $finish;
end
endmodule
```

Blocking and Nonblocking assignment

Blocking assignments are executed in the order they are coded. Hence they are sequential. Since they block the execution of next statement, till the current statement is executed, they are called blocking assignments. Assignment are made with "=" symbol. Example a = b;

Nonblocking assignments are executed in parallel. Since the execution of next statement is not blocked due to execution of current statement, they are called nonblocking statement. Assignment are made with "<=" symbol. Example a <= b;

Note: Correct way to spell nonblocking is nonblocking and not non–blocking.

Example − blocking and nonblocking

```verilog
module blocking_nonblocking();
reg a,b,c,d;
// Blocking Assignment
initial begin
#10 a = 0;
#11 a = 1;
#12 a = 0;
#13 a = 1;
end
initial begin
```
Waveform

The Conditional Statement if–else

The if–else statement controls the execution of other statements. In programming language like C, if–else controls the flow of program. When more than one statement needs to be executed for a if conditions, then we need to use begin and end as seen in earlier examples.

Syntax: if
if (condition)
statements;
Syntax: if–else
if (condition)
statements;
else
statements;

Syntax: nested if–else–if
if (condition)
statements;
else if (condition)
statements;
.............
.............
else
statements;

Example– simple if

code:
```verilog
module simple_if();
  reg latch;
  wire enable,din;
  always @(enable or din)
    if (enable) begin
      latch <= din;
    end
endmodule
```

Example– if–else

code:
```verilog
module if_else();
  reg dff;
  wire clk,din,reset;
  always @(posedge clk)
    if (reset) begin
      dff <= 0;
    end else begin
      dff <= din;
    end
endmodule
```

Example– nested–if–else–if

code:
```verilog
```

www.asic-world.com VERILOG BEHAVIORAL MODELING 93
module nested_if();

reg [3:0] counter;
wire clk,reset,enable, up_en, down_en;
always @(posedge clk)
// If reset is asserted
if (reset == 1'b0) begin
    counter <= 4'b0000;
// If counter is enable and up count is mode
end else if (enable == 1'b1 && up_en == 1'b1) begin
    counter <= counter + 1'b1;
// If counter is enable and down count is mode
end else if (enable == 1'b1 && down_en == 1'b1) begin
    counter <= counter - 1'b0;
// If counting is disabled
end else begin
    // Redundant code
end
endmodule

Parallel if–else

In the above example, the (enable == 1'b1 && up_en == 1'b1) is given highest priority and condition (enable == 1'b1 && down_en == 1'b1) is given lowest priority. We normally don't include reset checking in priority as this does not falls in the combo logic input to the flip–flop as shown in figure below.

So when we need priority logic, we use nested if–else statments. On other end if we don't want to implement priority logic, knowing that only one input is active at a time i.e. all inputs are mutually exclusive, then we can write the code as shown below.

Its known fact that priority implementation takes more logic to implement then parallel implementation. So if you know the inputs are mutually exclusive, then you can code the logic in parallel if.
module parallel_if();

reg [3:0] counter;
wire clk, reset, enable, up_en, down_en;

always @(posedge clk)
if (reset == 1'b0) begin
    counter <= 4'b0000;
end else begin
    if (enable == 1'b1 && up_en == 1'b1) begin
        counter <= counter + 1'b1;
    end
    if (enable == 1'b1 && down_en == 1'b1) begin
        counter <= counter - 1'b0;
    end
endmodule

---

The Case Statement

The case statement compares a expression to a series of cases and executes the statement or statement group associated with the first matching case.

- case statement supports single or multiple statements.
- Group multiple statements using begin and end keywords.

Syntax of a case statement look as shown below.

```verilog
case ()
< case1 > : < statement >
< case2 > : < statement >
....
default : < statement >
endcase
```

Normal Case

Example – case
Example– case without default

```verilog
template mux (a,b,c,d,sel,y);
  input a, b, c, d;
  input [1:0] sel;
  output y;
  reg y;
  always @(a or b or c or d or sel)
  case (sel)
  0 : y = a;
  1 : y = b;
  2 : y = c;
  3 : y = d;
  default : $display("Error in SEL");
  endcase
endmodule
```

Above example shows how to specify multiple case items as single case item.

The Verilog case statement does an identity comparison (like the === operator), One can use the case statement to check for logic x and z values as shown in below example.

Example– case with x and z

```verilog
template mux_without_default (a,b,c,d,sel,y);
  input a, b, c, d;
  input [1:0] sel;
  output y;
  reg y;
  always @(a or b or c or d or sel)
  case (sel)
  0 : y = a;
  1 : y = b;
  2 : y = c;
  3 : y = d;
  default : $display("Error in SEL");
  endcase
endmodule
```

www.asic-world.com  VERILOG BEHAVIORAL MODELING  96
module case_xz(enable);
input enable;
always @(enable)
case(enable)
  1'bz : $display ("enable is floating");
  1'bx : $display ("enable is unknown");
  default : $display ("enable is %b",enable);
endcase
endmodule

The casez and casex statement

Special versions of the case statement allow the x ad z logic values to be used as "don't care"

- casez : Treats z as the don't care.
- casex : Treats x and z as don't care.

Example – casez

module casez_example(opcode,a,b,c,out);
input [3:0] opcode;
input [1:0] a,b,c;
output [1:0] out;
reg [1:0] out;
always @(opcode or a or b or c)
casez(opcode)
  4'b1zzx : out = a; // Don't care about lower 3:1 bits
  4'b01?? : out = b; // The ? is same as z in a number
  4'b001? : out = c;
  default : $display("Error xxxx does matches 0000");
endcase
endmodule

Example – casex

module casex_example(opcode,a,b,c,out);
input [3:0] opcode;
input [1:0] a,b,c;
output [1:0] out;
reg [1:0] out;
always @(opcode or a or b or c)
casex(opcode)
  4'b1zzx : out = a; // Don't care 3:0 bits
  4'b01?? : out = b; // The ? is same as z in a number
  4'b001? : out = c;
### Example – Comparing case, casex, casez

```verilog
module case_compare(sel);

input sel;

always @(sel)
  case (sel)
    1'b0 : $display("Normal : Logic 0 on sel");
    1'b1 : $display("Normal : Logic 1 on sel");
    1'bx : $display("Normal : Logic x on sel");
    1'bz : $display("Normal : Logic z on sel");
  endcase

always @(sel)
  casex (sel)
    1'b0 : $display("CASEX : Logic 0 on sel");
    1'b1 : $display("CASEX : Logic 1 on sel");
    1'bx : $display("CASEX : Logic x on sel");
    1'bz : $display("CASEX : Logic z on sel");
  endcase

always @(sel)
  casez (sel)
    1'b0 : $display("CASEZ : Logic 0 on sel");
    1'b1 : $display("CASEZ : Logic 1 on sel");
    1'bx : $display("CASEZ : Logic x on sel");
    1'bz : $display("CASEZ : Logic z on sel");
  endcase

endmodule
```

### Looping Statements

Looping statements appear inside a procedural blocks only, Verilog has four looping statements like any other programming language.

- `forever`
- `repeat`
- `while`
- `for`

---

**The forever statement**
The forever loop executes continually, the loop never ends. Normally we use forever statement in initial blocks.

**syntax** : forever < statement >

Once should be very careful in using a forever statement, if no timing construct is present in the forever statement, simulation could hang. Below code is one such application, where timing construct is included inside a forever statement.

**Example – Free running clock generator**

```verilog
module forever_example ();
reg clk;
initial begin
#1 clk = 0;
forever begin
#5 clk = !clk;
end
end
initial begin
$monitor ("Time = %d clk = %b", $time, clk);
#100 $finish;
end
endmodule
```

**The repeat statement**

The repeat loop executes statement fixed < number > of times.

**syntax** : repeat (< number >) < statement >

**Example – repeat**

```verilog
module repeat_example();eg [3:0] opcode;eg [15:0] data;eg temp;
always @(opcode or data)
begin
if (opcode == 10) begin
  // Perform rotate
  repeat (8) begin
    #1 temp = data[15];
data = data << 1;
data[0] = temp;
  end
end
endmodule
```
The while loop statement

The while loop executes as long as an evaluates as true. This is same as in any other programming language.

**syntax** : while ()

**Example – while**

```verilog
module while_example();

reg [5:0] loc;
reg [7:0] data;

always @(data or loc)
begin
    loc = 0;
    // If Data is 0, then loc is 32 (invalid value)
    if (data == 0) begin
        loc = 32;
    end else begin
        while (data[0] == 0) begin
            loc = loc + 1;
            data = data >> 1;
        end
    end

    $display ( "DATA = %b LOCATION = %d",data,loc);
end

initial begin
    #1 data = 8'b11;
    #1 data = 8'b100;
    #1 data = 8'b1000;
    #1 data = 8'b1000_0000;
    #1 data = 8'b0;
end

endmodule
```
The for loop statement

The for loop is same as the for loop used in any other programming language.

- Executes an `< initial assignment >` once at the start of the loop.
- Executes the loop as long as an `< expression >` evaluates as true.
- Executes a at the end of each pass through the loop.

**syntax**: for (< initial assignment >; < expression >, < step assignment >) < statement >

**Note**: verilog does not have ++ operator as in the case of C language.

Example – while

```verilog
module for_example();

integer i;
reg [7:0] ram [0:255];

initial begin
  for (i=0;i<=63;i=i+1) begin
    #1 $display( "Address = %d Data = %h" ,i,ram[i]);
    ram[i] <= 0; // Initialize the RAM with 0
    #1 $display( "Address = %d Data = %h" ,i,ram[i]);
  end
  #1 $finish;
end

endmodule
```

Continuous Assignment Statements

Continuous assignment statements drives nets (wire data type). They represent structural connections.

- They are used for modeling Tri–State buffers.
- They can be used for modeling combinational logic.
- They are outside the procedural blocks (always and initial blocks).
- The continuous assign overrides any procedural assignments.
- The left–hand side of a continuous assignment must be net data type.

**syntax**: assign (strength, strength) #(delay) net = expression;
Example – One bit Adder

```verilog
module adder_using_assign();
reg a, b;
wire sum, carry;
assign #5 {carry,sum} = a+b;
initial begin
$monitor ( "A = %b B = %b CARRY = %b SUM = %b",a,b,carry,sum);
#10 a = 0;
b = 0;
#10 a = 1;
#10 b = 1;
#10 a = 0;
#10 b = 0;
#10 $finish;
end
endmodule
```

Example – Tri–state buffer

```verilog
module tri_buf_using_assign();
reg data_in, enable;
wire pad;
assign pad = (enable) ? data_in : 1'bz;
initial begin
$monitor ( "ENABLE = %b DATA : %b PAD %b",enable, data_in,pad);
#1 enable = 0;
#1 data_in = 1;
#1 enable = 1;
#1 data_in = 0;
#1 enable = 0;
#1 $finish;
end
endmodule
```

Propagation Delay

Continuous Assignments may have a delay specified, Only one delay for all transitions may be specified. A minimum:typical:maximum delay range may be specified.
Procedural Block Control

Procedural blocks become active at simulation time zero, Use level sensitive even controls to control the execution of a procedure.

An event sensitive delay at the beginning of a procedure, any change in either d or enable satisfies the even control and allows the execution of the statements in the procedure. The procedure is sensitive to any change in d or enable.
**Combo Logic using Procedural Coding**

To model combinational logic, a procedure block must be sensitive to any change on the input. There is one important rule that needs to be followed while modelling combinational logic. If you use conditional checking using "if", then you need to mention the "else" part. Missing the else part results in latch. If you don't like typing the else part, then you must initialize all the variables of that combo block to zero as soon as it enters.

**Example – One bit Adder**

```verilog
module adder_using_always ();
reg a, b;
reg sum, carry;
always @(a or b)
begin
  (carry,sum) = a + b;
end
initial begin
  $monitor ( " A = %b B = %b CARRY = %b SUM = %b" ,a,b,carry,sum);
  #10 a = 0;
  b = 0;
  #10 a = 1;
  #10 b = 1;
  #10 a = 0;
  #10 b = 0;
  #10 $finish;
end
endmodule
```

The statements within the procedural block work with entire vectors at a time.

**Example – 4-bit Adder**

```verilog
module adder_4_bit_using_always ();
reg[3:0] a, b;
reg[3:0] sum;
reg carry;
always @(a or b)
begin
  (carry,sum) = a + b;
end
initial begin
  $monitor ( " A = %b B = %b CARRY = %b SUM = %b" ,a,b,carry,sum);
  #10 a = 8;
  b = 7;
  #10 a = 10;
  #10 b = 15;
end
endmodule
```
Example – Ways to avoid Latches – Cover all conditions

```verilog
module avoid_latch_else ();
reg q;
reg enable, d;
always @ (enable or d)
begin
  if (enable) begin
    q = d;
  end else begin
    q = 0;
  end
initial begin
  $monitor ( " ENABLE = %b D = %b Q = %b",enable,d,q);
  #1 enable = 0;
  #1 d = 0;
  #1 enable = 1;
  #1 d = 1;
  #1 d = 0;
  #1 d = 1;
  #1 d = 0;
  #1 d = 1;
  #1 enable = 0;
  #1 $finish;
end
endmodule
```

Example – Ways to avoid Latches – Init the variables to zero

```verilog
module avoid_latch_init ();
reg q;
reg enable, d;
always @ (enable or d)
begin
  q = 0;
  if (enable) begin
    q = d;
  end
initial begin
  $monitor ( " ENABLE = %b D = %b Q = %b",enable,d,q);
  #1 enable = 0;
  #1 d = 0;
  #1 enable = 1;
  #1 d = 1;
  #1 d = 0;
  #1 d = 1;
  #1 enable = 0;
  #1 $finish;
end
endmodule
```
Sequential Logic using Procedural Coding

To model sequential logic, a procedure block must be sensitive to positive edge or negative edge of clock. To model asynchronous reset, procedure block must be sensitive to both clock and reset. All the assignments to sequential logic should be made through nonblocking assignment.

Sometimes it tempting to have multiple edge triggering variables in the sensitive list, this is fine for simulation. But for synthesis this does not make sense, as in real life, flip–flop can have only one clock, one reset and one preset. (i.e posedge clk or posedge reset or posedge preset)

One of the common mistake the new beginner makes is using clock as the enable input to flip–flop. This is fine for simulation, but for synthesis, this is not right.

Example – Bad coding – Using two clocks

```verilog
module wrong_seq();
reg q;
reg clk1, clk2, d1, d2;
always @ (posedge clk1 or posedge clk2)
begin
    if (clk1) begin
        q <= d1;
    end else if (clk2) begin
        q <= d2;
    end
initial begin
    $monitor ("CLK1 = %b CLK2 = %b D1 = %b D2 %b Q = %b", clk1, clk2, d1, d2, q);
    clk1 = 0;
    clk2 = 0;
    d1 = 0;
    d2 = 1;
    #10 $finish;
end
endmodule
```
always
1.clk1 = ~clk1;
2.
3always
4.clk2 = ~clk2;
5.
6endmodule

Example − D Flip–flop with async reset and async preset

module dff_async_reset_async_preset();
1.reg clk,reset,preset,d;
2.reg q;
3.
4always @ (posedge clk or posedge reset or posedge preset)
5begin
6 if (reset)
7begin
8 q <= 0;
9end else if (preset) begin
10q <= 1;
11end else begin
12q <= d;
13end
14// Testbench code here
15initial begin
16$monitor( "CLK = %b RESET = %b PRESET = %b D = %b Q = %b",clk,reset,preset,d,q);
17clk = 0;
18#1 reset = 0;
19preset = 0;
20d = 0;
21#1 reset = 1;
22#2 reset = 0;
23#2 preset = 1;
24#2 preset = 0;
25repeat (4) begin
26#2 d = ~d;
27end
28#2 $finish;
29end
30end
31always
32#1 clk = ~clk;
33end
34
35endmodule

Example − D Flip–flop with sync reset and sync preset
module dff_sync_reset_sync_preset();

reg clk,reset,preset,d;
reg q;

always @(posedge clk)
begin
if (reset)
begin
q <= 0;
end
else if (preset)
begin
q <= 1;
end
else
begin
q <= d;
end
end

// Testbench code here
initial begin
$monitor( "CLK = %b RESET = %b PRESET = %b D = %b Q = %b",clk,reset,preset,d,q);
clk = 0;
#1 reset = 0;
preset = 0;
d = 0;
#1 reset = 1;
#2 reset = 0;
#2 preset = 1;
#2 preset = 0;
repeat (4) begin
  #2 d = ~d;
end
#2 $finish;
end

endmodule

\[ A \text{ procedure can't trigger itself} \]

One cannot trigger the block with the variable that block assigns value or drive's.

module trigger_itself();
reg clk;

always @(clk)
begin
  $monitor( "TIME = %d CLK = %b",$time,clk);
  clk = 0;
  #500 $display( "TIME = %d CLK = %b",$time,clk);
  $finish;
end

endmodule
**Procedural Block Concurrency**

If we have multiple always blocks inside one module, then all the blocks (i.e. all the always blocks and initial blocks) will start executing at time 0 and will continue to execute concurrently. Sometimes this is leads to race condition, if coding is not done proper.

```verilog
module multiple_blocks ();

reg a,b;
reg c,d;
reg clk,reset;

// Combo Logic
always @ ( c)
begin
a = c;
end

// Seq Logic
always @ (posedge clk)
if(reset) begin
b <= 0;
end else begin
b <= a & d;
end

// Testbench code here
initial begin
$monitor ("TIME = %d CLK = %b C = %b D = %b A = %b B = %b",$time, clk,c,d,a,b);
clk = 0;
reset = 0;
c = 0;
d = 0;
#2 reset = 1;
#2 reset = 0;
#2 c = 1;
#2 d = 1;
#2 c = 0;
#5 $finish;
end

// Clock generator
always
#1 clk = ~clk;
endmodule
```

**Race condition**
In the above code it is difficult to say the value of b, as both the blocks are suppose to execute at same time. In Verilog if care is not taken, race condition is something that occurs very often.

Named Blocks

Blocks can be named by adding : block_name after the keyword begin. named block can be disabled using disable statement.

Example - Named Blocks

```verilog
// This code find the lowest bit set
module named_block_disable();

reg [31:0] bit_detect;
reg [5:0] bit_position;
integer i;

always @(bit_detect)
begin : BIT_DETECT
    for (i = 0; i < 32 ; i = i + 1) begin
        // If bit is set, latch the bit position
        // Disable the execution of the block
        if (bit_detect[i] == 1) begin
            bit_position = i;
            disable BIT_DETECT;
        end else begin
            bit_position = 32;
        end
    end
end

// Testbench code here
initial begin
    $monitor(" INPUT = %b MIN_POSITION = %d", bit_detect, bit_position);
    #1 bit_detect = 32'h1000_1000;
    #1 bit_detect = 32'h1100_0000;
    #1 bit_detect = 32'h1000_1010;
    #10 $finish;
end
```
In above example, BIT_DETECT is the named block and it is disabled when ever the bit position is detected.
Procedural blocks and timing controls.

- Delays controls.
- Edge-Sensitive Event controls
- Level-Sensitive Event controls–Wait statements
- Named Events

Delay Controls

Delays the execution of a procedural statement by specific simulation time.

```
#< time > < statement >;
```

Example – clk_gen

```plaintext
module clk_gen ()

reg clk, reset;

initial begin
$monitor ( "RESET = %b CLOCK = %b",reset,clk);
clk = 0;
reset = 0;
#2 reset = 1;
#5 reset = 0;
#10 $finish;
end

always
#1 clk = !clk;
endmodule
```

Waveform

Edge sensitive Event Controls

Delays execution of the next statement until the specified transition on a signal.

**syntax**: @ (< posedge >|< negedge > signal) < statement >;
Example – Edge Wait

```verilog
module edge_wait_example();
  reg enable, clk, trigger;
  always @(posedge enable)
    begin
      trigger = 0;
      // Wait for 5 clock cycles
      repeat (5) begin
        @ (posedge clk) ;
      end
      trigger = 1;
    end
  //Testbench code here
  initial begin
    $monitor ( "TIME : %d CLK : %b ENABLE : %b TRIGGER : %b" , $time, clk, enable, trigger);
    clk = 0;
    enable = 0;
    #5 enable = 1;
    #1 enable = 0;
    #10 enable = 1;
    #1 enable = 0;
    #10 $finish;
  end
  always
    clk = ~clk;
endmodule
```

Waveform
**Level-Sensitive Even Controls (Wait statements)**

Delays execution of the next statement until the evaluates as true

**syntax**: `wait () ;`

**Example – Level Wait**

```verilog
module wait_example();

reg mem_read, data_ready;
reg [7:0] data_bus, data;

always @(mem_read or data_bus or data_ready)
begin
  data = 0;
  while (mem_read == 1'b1) begin
    // #1 is very important to avoid infinite loop
    wait (data_ready == 1) #1 data = data_bus;
  end
end

// Testbench Code here
initial begin
  $monitor ("%d READ = %b READY = %b DATA = %b", $time, mem_read, data_ready, data);
  data_bus = 0;
  mem_read = 0;
  data_ready = 0;
  #10 data_bus = 8'hDE;
  #10 mem_read = 1;
  #20 data_ready = 1;
  #1 mem_read = 1;
  #1 data_ready = 0;
  #10 data_bus = 8'hAD;
  #10 mem_read = 1;
  #20 data_ready = 1;
  #1 mem_read = 1;
  #1 data_ready = 0;
  #10 $finish;
end
endmodule
```

**Intra-Assignment Timing Controls**

Intra-assignment controls evaluate the right side expression right always and assigns the result after the delay or event control.

In non-intra-assignment controls (delay or event control on the left side) right side expression evaluated after delay or event control.

**Example – Intra-Assignment**
Waveform

Modeling Combo Logic with Continuous Assignments

Whenever any signal changes on the right hand side, the entire right-hand side is re-evaluated and the result is assigned to the left hand side

Example – Tri-state Buffer
module mux_using_assign();
reg data_in_0, data_in_1;
wire data_out;
reg sel;

assign data_out = (sel) ? data_in_1 : data_in_0;

// Testbench code here
initial begin
    $monitor( "TIME = %d SEL = %b DATA0 = %b DATA1 = %b OUT = %b"
        ,$time,sel,data_in_0,data_in_1,data_out);
data_in_0 = 0;
data_in_1 = 0;
    sel = 0;
    #10 sel = 1;
    #10 $finish;
end

// Toggle data_in_0 at #1
always
    #1 data_in_0 = ~data_in_0;

// Toggle data_in_1 at %1.5
always
    #1.3 data_in_1 = ~data_in_1;
endmodule
**Task**

Tasks are used in all programming languages, generally known as Procedures or sub routines. Many lines of code are enclosed in task....end task brackets. Data is passed to the task, the processing done, and the result returned to a specified value. They have to be specifically called, with data in and outs, rather than just wired in to the general netlist. Included in the main body of code they can be called many times, reducing code repetition.

- **Task** are defined in the module in which they are used. It is possible to define task in separate file and use compile directive 'include to include the task in the file which instantiates the task.
- Task can include timing delays, like posedge, negedge, # delay and wait.
- Task can have any number of inputs and outputs.
- The variables declared within the task are local to that task. The order of declaration within the task defines how the variables passed to the task by the caller are used.
- Task can take, drive and source global variables, when no local variables are used. When local variables are used, it basically assigned output only at the end of task execution.
- Task can call another task or function.
- Task can be used for modeling both combinational and sequential logic.
- A task must be specifically called with a statement, it cannot be used within an expression as a function can.

**Syntax**

- Task begins with keyword task and end's with keyword endtask
- Input and output are declared after the keyword task.
- Local variables are declared after input and output declaration.

**Example – Simple Task**

```plaintext
module simple_task();

    task convert;
    input [7:0] temp_in;
    output [7:0] temp_out;

    begin
        temp_out = (9/5) *( temp_in + 32)
    end

endmodule
```

**Example – Task using Global Variables**

```plaintext
module simple_task();

    task convert;
    input [7:0] temp_in;
    output [7:0] temp_out;

    begin
        temp_out = (9/5) *( temp_in + 32)
    end

endmodule
```
module task_global();

reg [7:0] temp_out;

reg [7:0] temp_in;

task convert;
beg

temp_out = (9/5) *( temp_in + 32);
end
endtask
endmodule

---

### Calling a Task

Lets assume that task in example 1 is stored in a file called mytask.v. Advantage of coding task in separate file is that, it can be used in multiple module's.

---

---

---

---

### Example – CPU Write / Read Task

Below is the waveform used for writing into memory and reading from memory. We make assumption that there is need to use this interface from multiple agents. So we write the read/write as tasks.
module bus_wr_rd_task();

reg clk, rd, wr, ce;
reg [7:0] addr, data_wr, data_rd;
reg [7:0] read_data;

initial begin
  clk = 0;
  read_data = 0;
  rd = 0;
  wr = 0;
  ce = 0;
  addr = 0;
  data_wr = 0;
  data_rd = 0;

  // Call the write and read tasks here
  #1 cpu_write(8'h11, 8'hAA);
  #1 cpu_read(8'h11, read_data);
  #1 cpu_write(8'h12, 8'hAB);
  #1 cpu_read(8'h12, read_data);
  #1 cpu_write(8'h13, 8'h0A);
  #1 cpu_read(8'h13, read_data);
  #100 $finish;
end

// Clock Generator
always #1 clk = ~clk;

// CPU Read Task
task cpu_read;
input [7:0] address;
output [7:0] data;
begin
  $display( "CPU Read task with address : %h", address);
  $display("Driving CE, RD and ADDRESS on to bus");
  @ (posedge clk);
  addr = address;
  ce = 1;
  rd = 1;
  @ (negedge clk);
  data = data_rd;
  @ (posedge clk);
  addr = 0;
  ce = 0;
  rd = 0;
  $display("CPU Read data : %h", data);
  $display("===================");
end

// CU Write Task
task cpu_write;
input [7:0] address;
input [7:0] data;
begin
  $display("CPU Write task with address : %h Data : %h", address, data);
  $display("Driving CE, WR, WR data and ADDRESS on to bus");
end

}
56  @(posedge clk);
57  addr = address;
58  ce = 1;
59  wr = 1;
60  data_wr = data;
61  @(posedge clk);
62  addr = 0;
63  ce = 0;
64  wr = 0;
65  $display ( "=====================" );
66  end
67 endtask
68
69 // Memory model for checking tasks
70 reg [7:0] mem [0:255];
71 always @(addr or ce or rd or wr or data_wr)
72 begin
73    if (ce)
74      if (wr)
75        mem[addr] = data_wr;
76    end
77    if (rd)
78      data_rd = mem[addr];
79  end
80 endmodule

Function
A Verilog HDL function is same as task, with very little difference, like function cannot drive more then one output, can not contain delays.

• function are defined in the module in which they are used. it is possible to define function in separate file and use compile directive 'include to include the function in the file which instantiates the task.
• function can not include timing delays, like posedge, negedge, # delay. Which means that function should be executed in "zero" time delay.
• function can have any number of inputs and but only one output.
• The variables declared within the function are local to that function. The order of declaration within the function defines how the variables passed to the function by the caller are used.
• function can take drive and source global variables, when no local variables are used. When local variables are used, it basically assigned output only at the end of function execution.
• function can be used for modeling combinational logic.
• function can call other functions, but can not call task.

Syntax
• function begins with keyword **function** and end's with keyword **endfunction**
• **input** are declared after the keyword function.

**Example – Simple Function**

```vhdl
module simple_function();

function myfunction;
input a, b, c, d;
begin
myfunction = ((a+b) + (c−d));
end
endfunction
endmodule
```

**Example – Calling a Function**

```vhdl
module function_calling(a, b, c, d, e, f);

input a, b, c, d, e;
output f;
wire f;

include "myfunction.v"

assign f = (myfunction (a,b,c,d)) ? e :0;
endmodule
```
Introduction

There are tasks and functions that are used to generate input and output during simulation. Their names begin with a dollar sign ($). The synthesis tools parse and ignore system functions, and hence can be included even in synthesizable models.

$display, $strobe, $monitor

These commands have the same syntax, and display text on the screen during simulation. They are much less convenient than waveform display tools like GTKWave or Undertow. $display and $strobe display once every time they are executed, whereas $monitor displays every time one of its parameters changes. The difference between $display and $strobe is that $strobe displays the parameters at the very end of the current simulation time unit rather than exactly where it is executed. The format string is like that in C/C++, and may contain format characters. Format characters include %d (decimal), %h (hexadecimal), %b (binary), %c (character), %s (string) and %t (time), %m (hierarchy level). %5d, %5b etc. would give exactly 5 spaces for the number instead of the space needed. Append b, h, o to the task name to change default format to binary, octal or hexadecimal.

Syntax

- $display ("format_string", par_1, par_2, ...);
- $strobe ("format_string", par_1, par_2, ...);
- $monitor ("format_string", par_1, par_2, ...);
- $displayb (as above but defaults to binary..);
- $strobeh (as above but defaults to hex..);
- $monitoro (as above but defaults to octal..);

$time, $stime, $realtime

These return the current simulation time as a 64-bit integer, a 32-bit integer, and a real number, respectively.

$reset, $stop, $finish

$reset resets the simulation back to time 0; $stop halts the simulator and puts it in the interactive mode where the user can enter commands; $finish exits the simulator back to the operating system.

$scope, $showscope

$scope(hierarchy_name) sets the current hierarchical scope to hierarchy_name. $showscopes(n) lists all modules, tasks and block names in (and below, if n is set to 1) the current scope.

$random
$random generates a random integer every time it is called. If the sequence is to be repeatable, the first time one invokes random give it a numerical argument (a seed). Otherwise the seed is derived from the computer clock.

$dumpfile, $dumpvar, $dumpon, $dumpoff, $dumpall

These can dump variable changes to a simulation viewer like Debussy. The dump files are capable of dumping all the variables in a simulation. This is convenient for debugging, but can be very slow.

**Syntax**

- $dumpfile("filename.dmp")
- $dumpvar dumps all variables in the design.
- $dumpvar(1, top) dumps all the variables in module top and below, but not modules instantiated in top.
- $dumpvar(2, top) dumps all the variables in module top and 1 level below.
- $dumpvar(n, top) dumps all the variables in module top and n−1 levels below.
- $dumpvar(0, top) dumps all the variables in module top and all level below.
- $dumpon initiates the dump.
- $dumpoff stop dumping.

$fopen, $fdisplay, $fstrobe, $fmonitor and $fwrite

These commands write more selectively to files.

- $fopen opens an output file and gives the open file a handle for use by the other commands.
- $fclose closes the file and lets other programs access it.
- $fdisplay and $fwrite write formatted data to a file whenever they are executed. They are the same except $fdisplay inserts a new line after every execution and $fwrite does not.
- $fstrobe also writes to a file when executed, but it waits until all other operations in the time step are complete before writing. Thus initial #1 a=1; b=0; $fstrobe(hand1, a,b); b=1; will write write 1 1 for a and b.
- $fmonitor writes to a file whenever any one of its arguments changes.

**Syntax**

- handle1=$fopen("filenam1.suffix")
- handle2=$fopen("filenam2.suffix")
- $fstrobe(handle1, format, variable list) //strobe data into filenam1.suffix
- $fdisplay(handle2, format, variable list) //write data into filenam2.suffix
- $fwrite(handle2, format, variable list) //write data into filenam2.suffix all on one line. Put in the format string where a new line is desired.
Introduction

Writing testbench is as complex as writing the RTL code itself. This days ASIC's are getting more and more complex and thus the challenge to verify this complex ASIC. Typically 60–70% of time in any ASIC is spent on verification/validation/testing. Even though above facts are well know to most of the ASIC engineers, but still engineers think that there is no glory in verification.

I have picked up few examples from the VLSI classes that I used to teach during 1999–2001, when I was in Chennai. Please feel free to give your feedback on how to improve below tutorial.

Before you Start

For writing testbench it is important to have the design specification of "design under test" or simply DUT. Specs need to be understood clearly and test plan is made, which basically documents the test bench architecture and the test scenarios (test cases) in detail.

Example – Counter

Let's assume that we have to verify a simple 4-bit up counter, which increments its count when ever enable is high and resets to zero, when reset is asserted high. Reset is synchronous to clock.

Code for Counter

```v
module counter (clk, reset, enable, count);

input clk, reset, enable;

output [3:0] count;

reg [3:0] count;

always @ (posedge clk)
if (reset == 1'b1)
begin
  count <= 0;
end else if ( enable == 1'b1)
begin
  count <= count + 1;
end

endmodule
```

Test Plan

We will write self checking test bench, but we will do this in steps to help you understand the concept of writing automated test benches. Our testbench env will look something like shown in below figure.
DUT is instantiated in testbench, and testbench will contain a clock generator, reset generator, enable logic generator, compare logic, which basically calculate the expected count value of counter and compare the output of counter with calculated value.

**Test Cases**

- Reset Test: We can start with reset deasserted, followed by asserting reset for few clock ticks and deasserting the reset. See if counter sets its output to zero.
- Enable Test: Assert/deassert enable after reset is applied.
- Random Assert/deassert of enable and reset.

We can add some more test cases, but then we are not here to test the counter, but to learn how to write test bench.

**Writing TestBench**

First step of any testbench creation is to creating a dummy template which basically declares inputs to DUT as reg and outputs from DUT as wire, instantiate the DUT as shown in code below. Note there is no port list for the test bench.

```verilog
module counter_tb;
reg clk, reset, enable;
wire [3:0] count;

Counter U0 (  
  clk (clk),  
  reset (reset),  
  enable (enable),  
  count (count)  
);
```

www.asic-world.com  ART OF WRITING TESTBENCHES  135
Next step would be to add clock generator logic, this is straightforward, as we know how to generate clock. Before we add clock generator we need to drive all the inputs to DUT to some known state as shown in code below.

### Test Bench with Clock gen

```verilog
module counter_tb;
reg clk, reset, enable;
wire [3:0] count;

counter U0 (clk (clk),
             reset (reset),
             enable (enable),
             count (count));

initial begin
  clk = 0;
  reset = 0;
  enable = 0;
end

always @ (posedge clk or negedge reset) begin
  if (reset) begin
    clk <= 0;
    reset <= 0;
    enable <= 0;
  end else begin
    clk <= ~clk;
  end
endmodule
```

Initial block in verilog is executed only once, thus simulator sets the value of clk, reset and enable to 0, which by looking at the counter code (of course you will be referring to the DUT specs) could be found that driving 0 makes all signals disabled.

There are many ways to generate clock, one could use forever loop inside a initial block as an alternate to above code. You could add parameter or use `define to control the clock frequency. You may writing complex clock generator, where we could introduce PPM (Parts per million, clock width drift), control the duty cycle. All the above depends on the specs of the DUT and creativity of a "Test Bench Designer".

At this point, you would like test if the testbench is generating the clock correctly, well you can compile with the Veriwell command line compiler found here. You need to give command line option as shown below. (Please let me know if this is illegal to have this compiler local to this website).

```
C:\www.asic-world.com\veridos counter.v counter_tb.v
```
Of course it is a very good idea to keep file names same as module name. Ok, coming back to compiling, you will see that simulator does not come out, or print anything on screen or does it dump any waveform. Thus we need to add support for all the above as shown in code below.

Test Bench continues...

```verilog
module counter_tb;
input clk, reset, enable;
wire [3:0] count;

Counter U0 ( 
clk (clk),
reset (reset),
enable (enable),
count (count)
);

initial begin
clk = 0;
reset = 0;
enable = 0;
end

always
#5 clk = !clk;

initial begin
$dumpfile ( "counter.vcd" );
$dumpvars;
end

initial begin
$display ( "time,	clk,	reset,	enable,	count" );
$monitor ( "%d,	%b,	%b,	%b,	%d" , $time, clk,reset,enable,count);
end

initial
$finish;

//Rest of testbench code after this line

endmodule
```

$dumpfile is used for specifying the file that simulator will use to store the waveform, that can be used later to view using waveform viewer. (Please refer to tools section for freeware version of viewers.) $dumpvars basically instructs the Verilog compiler to start dumping all the signals to "counter.vcd".

$display is used for printing text or variables to stdout (screen), \t is for inserting tab. Syntax is same as printf. Second line $monitor is bit different, $monitor keeps track of changes to the variables that are in the list (clk, reset, enable, count). When ever anyone of them changes, it prints their value, in the respective radix specified.
$finish is used for terminating simulation after #100 time units (note, all the initial, always blocks start execution at time 0)

Now that we have written basic skeleton, let's compile and see what we have just coded. Output of the simulator is shown below.

```
C:\www.asic-world.com>veridos counter.v counter_tb.v

This is a free version of the VeriWell for Win32 Simulator
Distribute this freely: call 1–800–VERIWELL for ordering information
See the file "readme.1st" for more information

Copyright (c) 1993–97 Wellspring Solutions, Inc.
All rights reserved

Memory Available: 0
Entering Phase I...
Compiling source file : counter.v
Compiling source file : counter_tb.v
The size of this model is [2%, 5%] of the capacity of the free version

Entering Phase II...
Entering Phase III...
No errors in compilation
Top–level modules:
counter_tb

time clk, reset, enable, count
 0, 0, 0, 0, x
 5, 1, 0, 0, x
 10, 0, 0, 0, x
 15, 1, 0, 0, x
 20, 0, 0, 0, x
 25, 1, 0, 0, x
 30, 0, 0, 0, x
 35, 1, 0, 0, x
 40, 0, 0, 0, x
 45, 1, 0, 0, x
 50, 0, 0, 0, x
 55, 1, 0, 0, x
 60, 0, 0, 0, x
 65, 1, 0, 0, x
 70, 0, 0, 0, x
 75, 1, 0, 0, x
 80, 0, 0, 0, x
 85, 1, 0, 0, x
 90, 0, 0, 0, x
 95, 1, 0, 0, x

Exiting VeriWell for Win32 at time 100
0 Errors, 0 Warnings, Memory Used: 0
Compile time = 0.0 Load time = 0.0 Simulation time = 0.1

Normal exit
Thank you for using VeriWell for Win32
```
Adding Reset Logic

Once we have the basic logic to allow us to see what our testbench is doing, we can next add the reset logic. If we look at the testcases, we see that we had added a constraint that it should be possible to activate reset anytime during simulation. To achieve this we have many approaches, but I am going to teach something that will go long way. There is something called ‘events’ in Verilog, events can be triggered, and also monitored to see, if a event has occurred.

Lets code our reset logic in such a way that it waits for the trigger event "reset_trigger" to happen, when this event happens, reset logic asserts reset at negative edge of clock and de–asserts on next negative edge as shown in code below. Also after de–asserting the reset, reset logic triggers another event called "reset_done_trigger". This trigger event can then be used at some where else in test bench to sync up.

Code of reset logic

```
 event reset_trigger;
 event reset_done_trigger;

 initial begin
   forever begin
     @(reset_trigger);
     @(negedge clk);
     reset = 1;
     @(negedge clk);
     reset = 0;
     -> reset_done_trigger;
   end
 end
```

Adding test case logic

Moving forward, lets add logic to generate the test cases, ok we have three testcases as in the first part of this tutorial. Lets list them again.

- Reset Test : We can start with reset deasserted, followed by asserting reset for few clock ticks and deasserting the reset, See if counter sets its output to zero.
- Enable Test : Assert/deassert enable after reset is applied.
- Random Assert/deassert of enable and reset.

Repeating it again "There are many ways" to code a test case, it all depends on the creativity of the Test bench designer. Lets take a simple approach and then slowly build upon it.

Test Case 1 – Asserting/ Deasserting reset
In this test case, we will just trigger the event reset_trigger after 10 simulation units.

```verbatim
initial
begin: TEST_CASE
#10 -> reset_trigger;
end
```

**Test Case 2 – Assert/ Deassert enable after reset is applied.**

In this test case, we will trigger the reset logic and wait for the reset logic to complete its operation, before we start driving enable signal to logic 1.

```verbatim
initial
begin: TEST_CASE
#10 -> reset_trigger;
@ (reset_done_trigger);
@ (negedge clk);
enable = 1;
repeat (10) begin
  @ (negedge clk);
end
enable = 0;
end
```

**Test Case 3 – Assert/Deassert enable and reset randomly.**

In this test case we assert the reset, and then randomly drive values on to enable and reset signal.

```verbatim
initial
begin: TEST_CASE
#10 -> reset_trigger;
@ (reset_done_trigger);
fork
  repeat (10) begin
    @ (negedge clk);
    enable = $random;
  end
  repeat (10) begin
    @ (negedge clk);
    reset = $random;
  end
join
end
```

Well you might ask, are all this three test case exist in same file, well the answer is no. If we try to have all three test cases on one file, then we end up having race condition due to three initial blocks driving reset and enable signal. So normally, once test bench coding is done, test cases are coded separately and included in testbench as `include directive as shown below. (There are better ways to do this, but you have to think how you want to do it).
If you look closely all the three test cases, you will find that, even through test case execution is not complete, simulation terminates. To have better control, what we can do is, add a event like "terminate_sim" and execute $finish only when this event is triggered. We can trigger this event at the end of test case execution. The code for $finish now could look as below.

```plaintext
1: event terminate_sim;
2: initial begin
3: @ (terminate_sim);
4: #5 $finish;
5: end
```

and the modified test case #2 would like.

```plaintext
1: initial
2: begin: TEST_CASE
3: #10 -> reset_trigger;
4: @ (reset_done_trigger);
5: @ (negedge clk);
6: enable = 1;
7: repeat (10) begin
8: @ (negedge clk);
9: end
10: enable = 0;
11: #5 -> terminate_sim;
12: end
```

Second problem with the approach that we have taken till now it that, we need to manually check the waveform and also the output of simulator on the screen to see if the DUT is working correctly. Part IV shows how to automate this.

---

**Adding compare Logic**

To make any testbench self checking/automated, first we need to develop model that mimics the DUT in functionality. In our example, to mimic DUT, it going to be very easy, but at times if DUT is complex, then to mimic the DUT will be a very complex and requires lot of innovative techniques to make self checking work.

```plaintext
1: reg [3:0] count_compare;
2:
3: always @(posedge clk) begin
4: if (reset == 1'b1) begin
5: count_compare <= 0;
6: end else if ( enable == 1'b1) begin
7: count_compare <= count_compare + 1;
8: end
```
Once we have the logic to mimic the DUT functionality, we need to add the checker logic, which at any given point keeps checking the expected value with the actual value. Whenever there is any error, it prints out the expected and actual value, and also terminates the simulation by triggering the event "terminate_sim".

```verilog
always @(posedge clk)
begin
    if (count_compare != count)
    begin
        $display( "DUT Error at time %d", $time);
        $display( "Expected value %d, Got Value %d", count_compare, count);
        #5 -> terminate_sim;
    end
end
```

Now that we have the all the logic in place, we can remove $display and $monitor, as our testbench have become fully automatic, and we don't require to manually verify the DUT input and output. Try changing the count_compare = count_compare +2, and see how compare logic works. This is just another way to see if our testbench is stable.

We could add some fancy printing as shown in the figure below to make our test env more friendly.

---

C:\Download\work>veridos counter.v counter_tb.v
VeriWell for Win32 HDL  Sat Jan 18 20:10:35 2003

This is a free version of the VeriWell for Win32 Simulator
Distribute this freely: call 1−800−VERIWELL for ordering information
See the file "readme.1st" for more information

Copyright (c) 1993−97 Wellspring Solutions, Inc.
All rights reserved

Memory Available: 0
Entering Phase I...
Compiling source file : counter.v
Compiling source file : counter_tb.v
The size of this model is [5%, 6%] of the capacity of the free version

Entering Phase II...
Entering Phase III...
No errors in compilation
Top−level modules:
counter_tb

Applying reset
Came out of Reset
Terminating simulation
Simulation Result : PASSED

Exiting VeriWell for Win32 at time 96
0 Errors, 0 Warnings, Memory Used: 0
Compile time = 0.0, Load time = 0.0, Simulation time = 0.0

Normal exit
Thank you for using VeriWell for Win32

---
I know, you would like to see the test bench code that I used to generate above output, well you can find it here and counter code here.

There are lot of things that I have not covered, may be when I find time, I may add some more details on this subject.

As of books, I am yet to find a good book on writing test benches.
Memory Modeling

To help modeling of memory, Verilog provides support of two dimension arrays. Behavioral models of memories are modeled by declaring an array of register variables, any word in the array may be accessed by using an index into the array. A temporary variable is required to access a discrete bit within the array.

Syntax

```
reg [wordsize:0] array_name [0:arraysize]
```

Examples

**Declaration**

```
reg [7:0] my_memory [0:255];
```

Here [7:0] is width of memory and [0:255] is depth of memory with following parameters

- Width : 8 bits, little endian
- Depth : 256, address 0 corresponds to location 0 in array.

**Storing Values**

```
my_memory[address] = data_in;
```

**Reading Values**

```
data_out = my_memory[address];
```

**Bit Read**

Sometime there may be need to just read only one bit. Unfortunately Verilog does not allow to read only or write only one bit, the work around for such a problem is as shown below.

```
data_out = my_memory[address];
```

```
data_out_it_0 = data_out[0];
```

**Initializing Memories**

A memory array may be initialized by reading memory pattern file from disk and storing it on the memory array. To do this, we use system task `$readmemb and `$readmemh. `$readmemb is used for binary representation of memory content and `$readmemh for hex representation.

```
readmemh("file_name",mem_array,start_addr,stop_addr);
```
Note: start_addr and stop_addr are optional.

**Example – Simple memory**

```verilog
module memory();
reg [7:0] my_memory [0:255];

initial begin
    $readmemh("memory.list", my_memory);
end
endmodule
```

**Example – Memory.list file**

```plaintext
//Comments are allowed
1100_1100 // This is first address i.e 8’h00
0100_1010 // This is second address i.e 8’h01
@55 // Jump to new address 8’h55
0101_1010 // This is address 8’h55
0110_1001 // This is address 8’h56
```

$readmemh system task can also be used for reading test bench vectors. I will cover this in detail in test bench section. When I find time.

Refer to the examples section for more details on different types of memories.

**Introduction to FSM**

State machine or FSM are the heart of any digital design, of course counter is a simple form of FSM. When I was learning Verilog, I used to wonder “How do I code FSM in Verilog” and “What is the best way to code it”. I will try to answer the first part of the question below and second part of the question could be found in the tidbits section.

**State machine Types**

There are two types of state machines as classified by the types of outputs generated from each. The first is the Moore State Machine where the outputs are only a function of the present state, the second is the Mealy State Machine where one or more of the outputs are a function of the present state and one or more of the inputs.

**Mealy Model**
State machines can also be classified based on type state encoding used. Encoding style is also a critical factor which decides speed, and gate complexity of the FSM. Binary, gray, one hot, one cold, and almost one hot are the different types of encoding styles used in coding FSM states.

Modeling State machines.

One thing that need to be kept in mind when coding FSM is that, combinational logic and sequence logic should be in two different always blocks. In the above two figures, next state logic is always the combinational logic. State Registers and Output logic are sequential logic. It is very important that any asynchronous signal to the next state logic should be synchronized before feeding to FSM. Always try to keep FSM in separate Verilog file.

Using constants declaration like parameter or `define to define states of the FSM, this makes code more readable and easy to manage.

Example – Arbiter

We will be using the arbiter FSM to study FSM coding styles in Verilog.
Verilog Code

FSM code should have three sections,

- Encoding style.
- Combinational part.
- Sequential part.

Encoding Style

There are many encoding styles around, some of which are

- Binary Encoding
- One Hot Encoding
- One Cold Encoding
- Almost One Hot Encoding
- Almost One Cold Encoding
- Gray Encoding

Of all the above types we normally use one hot and binary encoding.

One Hot Encoding

```verilog
1 parameter [4:0] IDLE = 5'b0_0001;
2 parameter [4:0] GNT0 = 5'b0_0010;
3 parameter [4:0] GNT1 = 5'b0_0100;
4 parameter [4:0] GNT2 = 5'b0_1000;
5 parameter [4:0] GNT3 = 5'b1_0000;
```

Binary Encoding
Gray Encoding

```
parameter [2:0] IDLE = 3'b000;
parameter [2:0] GNT0 = 3'b001;
parameter [2:0] GNT1 = 3'b010;
parameter [2:0] GNT2 = 3'b011;
parameter [2:0] GNT3 = 3'b100;
```

Combinational Section

This section can be modeled using function, assign statement or using always block with case statement. For time being lets see always block version

```
always @ (state or req_0 or req_1)
begin
  next_state = 0;
  case(state)
    IDLE : if (req_0 == 1'b1) begin
      next_state = GNT0;
    end else if (req_1 == 1'b1) begin
      next_state= GNT1;
    end else if (req_2 == 1'b1) begin
      next_state= GNT2;
    end else if (req_3 == 1'b1) begin
      next_state= GNT3;
    end else begin
      next_state = IDLE;
    end
    GNT0 : if (req_0 == 1'b0) begin
      next_state = IDLE;
    end else begin
      next_state = GNT0;
    end
    GNT1 : if (req_1 == 1'b0) begin
      next_state = IDLE;
    end else begin
      next_state = GNT1;
    end
    GNT2 : if (req_2 == 1'b0) begin
      next_state = IDLE;
    end else begin
      next_state = GNT2;
    end
  end
end```

Sequential Section

This section has be modeled using only edge sensitive logic such as always block with posedge or negedge of clock.
module fsm_full(
  clock, // Clock
  reset, // Active high reset
  req_0, // Active high request from agent 0
  req_1, // Active high request from agent 1
  req_2, // Active high request from agent 2
  req_3, // Active high request from agent 3
  gnt_0, // Active high grant to agent 0
  gnt_1, // Active high grant to agent 1
  gnt_2, // Active high grant to agent 2
  gnt_3 // Active high grant to agent 3
);

// Port declaration here
input clock ; // Clock
input reset ; // Active high reset
input req_0 ; // Active high request from agent 0
input req_1 ; // Active high request from agent 1
input req_2 ; // Active high request from agent 2
input req_3 ; // Active high request from agent 3
output gnt_0 ; // Active high grant to agent 0
output gnt_1 ; // Active high grant to agent 1
output gnt_2 ; // Active high grant to agent 2
output gnt_3 ; // Active high grant to agent

// Internal Variables
reg gnt_0 ; // Active high grant to agent 0
reg gnt_1 ; // Active high grant to agent 1
reg gnt_2 ; // Active high grant to agent 2
reg gnt_3 ; // Active high grant to agent

parameter [2:0] IDLE = 3'b000;
parameter [2:0] GNT0 = 3'b001;
parameter [2:0] GNT1 = 3'b010;
parameter [2:0] GNT2 = 3'b011;
parameter [2:0] GNT3 = 3'b100;

reg [2:0] state, next_state;

always @(state or req_0 or req_1 or req_2 or req_3)
begin
  next_state = 0;
  case(state)
  IDLE : if (req_0 == 1'b1) begin
    next_state = GNT0;
  end else if (req_1 == 1'b1) begin
    next_state= GNT1;
  end else if (req_2 == 1'b1) begin
    next_state= GNT2;
  end else if (req_3 == 1'b1) begin
    next_state= GNT3;
  end
  default : next_state = IDLE;
  endcase
end
next_state = GNT3;
end else begin
  next_state = IDLE;
end
GNT0 : if (req_0 == 1'b0) begin
  next_state = IDLE;
end else begin
  next_state = GNT0;
end
GNT1 : if (req_1 == 1'b0) begin
  next_state = IDLE;
end else begin
  next_state = GNT1;
end
GNT2 : if (req_2 == 1'b0) begin
  next_state = IDLE;
end else begin
  next_state = GNT2;
end
GNT3 : if (req_3 == 1'b0) begin
  next_state = IDLE;
end else begin
  next_state = GNT3;
end
default : next_state = IDLE;
endcase
always @(posedge clock)
begin : OUTPUT_LOGIC
  if (reset) begin
    gnt_0 <= #1 1'b0;
    gnt_1 <= #1 1'b0;
    gnt_2 <= #1 1'b0;
    gnt_3 <= #1 1'b0;
    state <= #1 IDLE;
  end else begin
    state <= #1 next_state;
    case(state)
      IDLE : begin
        gnt_0 <= #1 1'b0;
        gnt_1 <= #1 1'b0;
        gnt_2 <= #1 1'b0;
        gnt_3 <= #1 1'b0;
      end
      GNT0 : begin
        gnt_0 <= #1 1'b1;
      end
      GNT1 : begin
        gnt_1 <= #1 1'b1;
      end
    endcase
101 GNT2 : begin
102     gnt_2 <= #1 'b1;
103   end
104 GNT3 : begin
105     gnt_3 <= #1 'b1;
106   end
107 default : begin
108     state <= #1 IDLE;
109   end
110 endcase
111 end
112 endmodule

Testbench

1`include "fsm_full.v"
2
3module fsm_full_tb();
4reg clock , reset ;
5reg req_0 , req_1 , req_2 , req_3;
6wire gnt_0 , gnt_1 , gnt_2 , gnt_3 ;
7
8initial begin
9   $display( "Time	 R0 R1 R2 R3 G0 G1 G2 G3" );
10  $monitor( "%g\t %b %b %b %b %b %b %b %b", $time, req_0, req_1, req_2, req_3, gnt_0, gnt_1, gnt_2, gnt_3);
11 clock = 0;
12 reset = 0;
13 req_0 = 0;
14 req_1 = 0;
15 req_2 = 0;
16 req_3 = 0;
17 #10 reset = 1;
18 #10 reset = 0;
19 #10 req_0 = 1;
20 #20 req_0 = 0;
21 #10 req_1 = 1;
22 #20 req_1 = 0;
23 #10 req_2 = 1;
24 #20 req_2 = 0;
25 #10 req_3 = 1;
26 #20 req_3 = 0;
27 #10 $finish;
28end
29
30always
31#2 clock = ~clock;
32
33$fsm_full U_fsm_full(
34 clock , // Clock
35 reset , // Active high reset
36 req_0 , // Active high request from agent 0

```verilog
module
  req_1 , // Active high request from agent 1
  req_2 , // Active high request from agent 2
  req_3 , // Active high request from agent 3
  gnt_0 , // Active high grant to agent 0
  gnt_1 , // Active high grant to agent 1
  gnt_2 , // Active high grant to agent 2
  gnt_3 // Active high grant to agent 3
endmodule
```

### Simulator Output

<table>
<thead>
<tr>
<th>Time</th>
<th>R0</th>
<th>R1</th>
<th>R2</th>
<th>R3</th>
<th>G0</th>
<th>G1</th>
<th>G2</th>
<th>G3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>55</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>67</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>80</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>87</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>95</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>110</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>115</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>120</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>127</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>140</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>147</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Introduction

Lets assume that we have a design, which requires us to have counters of various width, but of same functionality. May be we can assume that we have a design which requires lot of instants of different depth and width of RAM's of same functionality. Normally what we do is, create counters of different widths and then use them. Same rule applies to RAM that we talked about.

But Verilog provides a powerful way to work around this problem, it provides us with something called parameter, these parameters are like constants local to that particular module.

We can override the default values with either using defparam or by passing new set of parameters during instantiating. We call this as parameter over riding.

Parameters

A parameter is defined by Verilog as a constant value declared within the module structure. The value can be used to define a set of attributes for the module which can characterize its behavior as well as its physical representation.

- Defined inside a module.
- Local scope.
- May be overridden at instantiation time
  - If multiple parameters are defined, they must be overridden in the order they were defined. If an overriding value is not specified, the default parameter declaration values are used.
- May be changed using the defparam statement

Parameter Override using defparam

```verilog
module secret_number;
parameter my_secret = 0;

initial begin
  $display( "My secret number is %d", my_secret);
end

endmodule

module defparam_example();
defparam U0.my_secret = 11;
defparam U1.my_secret = 22;
secret_number U0();
secret_number U1();
endmodule
```

Parameter Override during instantiating.
module secret_number;
parameter my_secret = 0;

initial begin
$display("My secret number in module is %d", my_secret);
end
endmodule

module param_overide_instance_example();
secret_number #(11) U0();
secret_number #(22) U1();
endmodule

Passing more then one parameter

module ram_sp_sr_sw (clk , // Clock Input
address , // Address Input
data , // Data bi-directional
cs , // Chip Select
we , // Write Enable/Read Enable
oe // Output Enable
);

parameter DATA_WIDTH = 8 ;
parameter ADDR_WIDTH = 8 ;
parameter RAM_DEPTH = 1 << ADDR_WIDTH;
// Actual code of RAM here
endmodule

When instantiating more then the one parameter, parameter values should be passed in order they are declared in sub module.

module ram_controller (); //Some ports
// Controller Code
ram_sp_sr_sw #(16,8,256) ram(clk,address,data,cs,we,oe);
endmodule

Verilog 2001
In Verilog 2001, above code will work, but the new feature makes the code more readable and error free.
module ram_controller (); //Some ports

ram_sp_sr_sw #(DATA_WIDTH(16), ADDRE_WIDTH(8), RAM_DEPTH(256)) ram(clk, address, data, cs, we, oe);

endmodule

Was this copied from VHDL?
What is logic synthesis?

Logic synthesis is the process of converting a high-level description of design into an optimized gate-level representation. Logic synthesis uses standard cell library which have simple cells, such as basic logic gates like and, or, and nor, or macro cells, such as adder, muxes, memory, and flip-flops. Standard cells put together is called technology library. Normally technology library is know by the transistor size (0.18u, 90nm).

A circuit description is written in Hardware description language (HDL) such as Verilog. The designer should first understand the architectural description. Then he should consider design constraints such as timing, area, testability, and power.

We will see a typical design flow with a large example in last chapter of Verilog tutorial.

Life before HDL (Logic synthesis)

As you must have experienced in college, every thing (all the digital circuits) is designed manually. Draw K−maps, optimize the logic, Draw the schematic. This is how engineers used to design digital logic circuits in early days. Well this works fine as long as the design is few hundred gates.

Impact of HDL and Logic synthesis.

High−level design is less prone to human error because designs are described at a higher level of abstraction. High−level design is done without significant concern about design constraints. Conversion from high−level design to gates is done by synthesis tools, while doing so it used various algorithms to optimize the design as a whole. This removes the problem with varied designer styles for the different blocks in the design and suboptimal designs. Logic synthesis tools allow technology independent design. Design reuse is possible for technology−independent descriptions.

What do we discuss here?

When it comes to Verilog, the synthesis flow is same as rest of the languages. What we intent to look in next few pages is how particular code gets translated to gates. As you must have wondered while reading earlier chapters, how could this be represented in Hardware. Example would be "delays". There is no way we could synthesize delays, but of course we can add delay to particular
signal by adding buffers. But then this becomes too dependent on synthesis target technology. (More on this in VLSI section).

First we will look at the constructs that are not supported by synthesis tools, Table below shows the constructs that are supported by the synthesis tool.

<table>
<thead>
<tr>
<th>Construct Type</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>initial</td>
<td>Used only in test benches.</td>
</tr>
<tr>
<td>events</td>
<td>Events make more sense for syncing test bench components</td>
</tr>
<tr>
<td>real</td>
<td>Real data type not supported.</td>
</tr>
<tr>
<td>time</td>
<td>Time data type not supported.</td>
</tr>
<tr>
<td>force and release</td>
<td>Force and release of data types not supported</td>
</tr>
<tr>
<td>assign and deassign</td>
<td>assign and deassign of reg data types is not supported. But assign on wire data type is supported</td>
</tr>
<tr>
<td>fork join</td>
<td>Use nonblocking assignments to get same effect.</td>
</tr>
<tr>
<td>primitives</td>
<td>Only gate level primitives are supported</td>
</tr>
<tr>
<td>table</td>
<td>UDP and tables are not supported.</td>
</tr>
</tbody>
</table>

Example of Non–Synthesizable Verilog construct.

Any code that contains above constructs are not synthesizable, but within synthesizable constructs, bad coding could cause synthesis issues. I have seen codes where engineers code a flip-flop with both posedge of clock and negedge of clock in sensitivity list.

Then we have another common type of code, where one reg variable is driven from more then one always blocks. Well it will surely cause synthesis error.

Example – Initial Statement

```
module synthesis_initial(
    clk, q, d);
input clk, d;
output q;
reg q;

initial begin
    q <= 0;
end
always @ (posedge clk)
begin
```

Delays

a = #10 b; This code is useful only for simulation purpose.

Synthesis tool normally ignores such constructs, and just assumes that there is no #10 in above statement. Thus treating above code as below.

a = b;

Comparison to X and Z are always ignored

module synthesis_compare_xz (a,b);
output a;
input b;
reg a;

always @(b) begin
  if ((b == 1'bz) || (b == 1'bx)) begin
    a = 1;
  end else begin
    a = 0;
  end
endmodule

There seems to a common problem with all the new to hardware design engineers. They normally tend to compare variables with X and Z. In practice it is worst thing to do. So please avoid comparing with X and Z. Limit your design to two state's, 0 and 1. Use tri−state only at chip IO pads level. We will see this as a example in next few pages.

Constructs Supported in Synthesis

Verilog is such a simple language, you could easily write code which is easy to understand and easy to map to gates. Code which uses if, case statements are simple and cause little headache's with synthesis tools. But if you like fancy coding and like to have some trouble. Ok don't be scared, you could use them after you get some experience with Verilog. Its great fun to use high level constructs, saves time.

Most common way to model any logic is to use either assign statement or always block. assign statement can be used for modeling only combinational logic and always can be used for modeling both combinational and Sequential logic.
<table>
<thead>
<tr>
<th>Construct Type</th>
<th>Keyword or Description</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ports</td>
<td>input, inout, output</td>
<td>Use inout only at IO level.</td>
</tr>
<tr>
<td>parameters</td>
<td>parameter</td>
<td>This makes design more generic</td>
</tr>
<tr>
<td>module definition</td>
<td>module</td>
<td></td>
</tr>
<tr>
<td>signals and variables</td>
<td>wire, reg, tri</td>
<td>Vectors are allowed</td>
</tr>
<tr>
<td>instantiation</td>
<td>module instances primitive gate instances</td>
<td>Eg– nand (out,a,b) bad idea to code RTL this way.</td>
</tr>
<tr>
<td>function and tasks</td>
<td>function , task</td>
<td>Timing constructs ignored</td>
</tr>
<tr>
<td>procedural</td>
<td>always, if, then, else, case, casex, casez</td>
<td>initial is not supported</td>
</tr>
<tr>
<td>procedural blocks</td>
<td>begin, end, named blocks, disable</td>
<td>Disabling of named blocks allowed</td>
</tr>
<tr>
<td>data flow</td>
<td>assign</td>
<td>Delay information is ignored</td>
</tr>
<tr>
<td>named Blocks</td>
<td>disable</td>
<td>Disabling of named block supported.</td>
</tr>
<tr>
<td>loops</td>
<td>for, while, forever</td>
<td>While and forever loops must contain @(posedge clk) or @(negedge clk)</td>
</tr>
</tbody>
</table>

**Operators and their Effect.**

One common problem that seems to occur, getting confused with logical and Reduction operators. So watch out.

<table>
<thead>
<tr>
<th>Operator Type</th>
<th>Operator Symbol</th>
<th>Operation Performed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic</td>
<td>*</td>
<td>Multiply</td>
</tr>
<tr>
<td></td>
<td>/</td>
<td>Division</td>
</tr>
<tr>
<td></td>
<td>+</td>
<td>Add</td>
</tr>
<tr>
<td></td>
<td>−</td>
<td>Subtract</td>
</tr>
<tr>
<td></td>
<td>%</td>
<td>Modulus</td>
</tr>
<tr>
<td></td>
<td>+</td>
<td>Unary plus</td>
</tr>
<tr>
<td></td>
<td>−</td>
<td>Unary minus</td>
</tr>
<tr>
<td>Logical</td>
<td>!</td>
<td>Logical negation</td>
</tr>
<tr>
<td></td>
<td>&amp;&amp;</td>
<td>Logical and</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relational</td>
<td>&gt;</td>
<td>Greater than</td>
</tr>
<tr>
<td></td>
<td>&lt;</td>
<td>Less than</td>
</tr>
<tr>
<td></td>
<td>&gt;=</td>
<td>Greater than or equal</td>
</tr>
<tr>
<td></td>
<td>&lt;=</td>
<td>Less than or equal</td>
</tr>
<tr>
<td>Equality</td>
<td>==</td>
<td>Equality</td>
</tr>
<tr>
<td></td>
<td>!=</td>
<td>Inequality</td>
</tr>
</tbody>
</table>
From what we have learned in digital design, we know that there could be only two types of digital circuits. One is combinational circuits and second is sequential circuits. There are very few rules that need to be followed to get good synthesis output and avoid surprises.

**Combinational Circuit Modeling using assign**

Combinational circuits modeling in Verilog can be done using `assign` and always blocks. Writing simple combination circuit in Verilog using `assign` statement is very straightforward. Like in example below

```verilog
assign y = (a&b) | (c^d);
```

**Tri-state buffer**

```verilog
module tri_buf (a,b,enable);
input a;
output b;
input enable;
wire b;
assign b = (enable) ? a : 1'bz;
endmodule
```
Mux

```
module mux_21 (a,b,sel,y);
input a, b;
output y;
input sel;
wire y;
assign y = (sel) ? b : a;
endmodule
```

Simple Concatenation

```
module bus_con (a,b);
input [3:0] a, b;
output [7:0] y;
wire [7:0] y;
assign y = {a,b};
endmodule
```

1 bit adder with carry

```
module addbit (a, b, ci, sum, co);
input a, b, ci;
output sum, co;
// Input declaration
// Output declaration
endmodule
```
Port Data types
wire a;
wire b;
wire ci;
wire sum;
wire co;

// Code starts here
assign (co,sum) = a + b + ci;

// End of Module addbit

Multiply by 2

module multiply (a,product);
input [3:0] a;
output [4:0] product;
wire [4:0] product;
assign product = a << 1;
endmodule

3 is to 8 decoder

module decoder (in,out);
input [2:0] in;
output [7:0] out;
wire [4:0] out;
assign out = (in == 3'b000 ) ? 8'b0000_0001 :
6(in == 3'b001 ) ? 8'b0000_0010 :
7(in == 3'b010 ) ? 8'b0000_0100 :
8(in == 3'b011 ) ? 8'b0000_1000 :
9(in == 3'b100 ) ? 8'b0001_0000 :
10(in == 3'b101 ) ? 8'b0010_0000 :
11(in == 3'b110 ) ? 8'b0100_0000 :
12(in == 3'b111 ) ? 8'b1000_0000 : 8'h00;
endmodule

Combinational Circuit Modeling using always

While modeling using always statement, there is chance of getting latch after synthesis if proper care is not taken care. (no one seems to like latches in design, though they are faster, and take lesser transistor. This is due to the fact that timing analysis tools always have problem with latches and second reason being, glitch at enable pin of latch is another problem).

One simple way to eliminate latch with always statement is, always drive 0 to the LHS variable in the beginning of always code as shown in code below.

3 is to 8 decoder using always
module decoder_always (in, out);
input [2:0] in;
output [7:0] out;
reg [4:0] out;
always @(in)
begin
  out = 0;
  case (in)
  3'b001 : out = 8'b0000_0001;
  3'b010 : out = 8'b0000_0010;
  3'b011 : out = 8'b0000_0100;
  3'b100 : out = 8'b0000_1000;
  3'b101 : out = 8'b0000_0001;
  3'b110 : out = 8'b0100_0000;
  3'b111 : out = 8'b1000_0000;
  endcase
end
endmodule

Sequential Circuit Modeling

Sequential logic circuits are modeled by use of edge sensitive elements in sensitive list of always blocks. Sequential logic can be modeled only by use of always blocks. Normally we use nonblocking assignments for sequential circuits.

Simple Flip−Flop

module flip_flop (clk, reset, q, d);
input clk, reset, d;
output q;
reg q;
always @(posedge clk)
begin
  if (reset == 1) begin
    q <= 0;
  end else begin
    q <= d;
  end
end
endmodule

Verilog Coding Style

If you look at the above code, you will see that I have imposed coding style that looks cool. Every company has got its own coding guidelines and tools like linters to check for this coding guidelines. Below is small list of guidelines.
• Use meaningful names for signals and variables
• Don't mix level and edge sensitive in one always block
• Avoid mixing positive and negative edge–triggered flip–flops
• Use parentheses to optimize logic structure
• Use continuous assign statements for simple combo logic.
• Use nonblocking for sequential and blocking for combo logic
• Don't mix blocking and nonblocking assignments in one always block. (Though Design compiler supports them!!).
• Be careful with multiple assignments to the same variable
• Define if–else or case statements explicitly.

Note: Suggest if you want more details.
**Introduction**

Verilog PLI (Programming Language Interface) is a mechanism to invoke C or C++ functions from Verilog code.

The function invoked in Verilog code is called a system call. An example of a built-in system call is $display, $stop, $random. PLI allows the user to create custom system calls, something that Verilog syntax does not allow us to do. Some of these are:

- Power analysis.
- Code coverage tools.
- Can modify the Verilog simulation data structure – more accurate delays.
- Custom output displays.
- Co-simulation.
- Design debug utilities.
- Simulation analysis.
- C-model interface to accelerate simulation.
- Testbench modeling.

To achieve above few applications of PLI, C code should have the access to the internal data structure of the Verilog simulator. To facilitate this Verilog PLI provides with something called acc routines or simply access routines.

There is a second set of routines, which are called tf routines, or simply task and function routines. The tf and acc are PLI 1.0 routines and is very vast and very old routines. The next set of routines, which was introduced with latest release of Verilog 2001 is called vpi routines. This is small and crystal clear PLI routines and thus the new version PLI 2.0.

You can get Verilog 2001 LRM or PLI 1.0 IEEE document for details of each and every function provided. Verilog IEEE LRM’s are written in such a way that anyone with hardware background can understand. If you are unable to get hold of above IEEE docs, then you can buy PLI books listed in the books section.

**How it Works**

- Write the functions in C/C++ code.
- Compile them to generate shared lib (*.DLL in Windows and *.so in UNIX). Simulator like VCS allows static linking.
- Use this Functions in Verilog code (Mostly Verilog Testbench).
- Based on simulator, pass the C/C++ function details to simulator during compile process of Verilog Code (This is called linking, and you need to refer to simulator user guide to understand how this is done).
- Once linked just run the simulator like any other Verilog simulation.
During execution of the Verilog code by the simulator, when ever the simulator encounters the user defines system tasks (the one which starts with $), the execution control is passed to PLI routine (C/C++ function).

**Example – Hello World**

We will define a function hello, which when called will print "Hello Deepak". This example does not use any of the PLI standard functions (ACC, TF and VPI). For exact linking details, please refer to simulator manuals. Each simulator implements its own way for linking C/C++ functions to simulator.

### C Code

```c
#include <stdio.h>

void hello () {
    printf ("Hello Deepak\n");
}
```

### Verilog Code

```verilog
module hello_pli ();
initial begin
    $hello;
    #10 $finish;
endmodule
```

### Running the Simulation

Once linking is done, simulation is run as a normal simulation as we had seen earlier with slight modification to the command line options. Like we need to tell the simulator that we are using PLI (Modelsim needs to know which shared objects to load in command line).
Writing PLI Application

Example that we saw was too basic and is no good for any practical purpose. Lets consider our infamous counter example and write the DUT reference model and Checker in C and link that to Verilog Testbench. First lets list out the requirements for writing a C model using PLI.

- Means of calling the C model, when ever there is change in input signals (Could be wire or reg or types).
- Means to get the value of the changes signals in Verilog code or any other signals in Verilog code from inside the C code.
- Means to drive the value on any signal inside the Verilog code from C code.

There are set of routines (functions), that Verilog PLI provides which satisfy above requirements.

PLI Application Specification.

Lets define the requirements for our infamous counter testbench requirements using PLI. We will call out PLI function as $counter_monitor.

- Implements a Counter logic in C.
- Implements Checker logic in C.
- Terminates the simulation, when ever checker fails.

Calling the C function.

Writing counter in C is so cool, but when do we increment the counter value. Well we need to monitor the change in clock signal. (Note : By the way, it normally good idea to drive reset and clock from Verilog code.) When ever the clock changes, counter function needs to be executed. This can be achieved by using below routine.

- Use acc_vcl_add routine. The syntax of which can be found in Verilog PLI LRM.

acc_vcl_add routines basically allows us to monitor list of signals, and when ever any of the monitor signals change, it calls the user defined function (i.e this function is called Consumer C
Routine). VCL routine has four arguments

- Handle to the monitored object
- Consumer C routine to call when the object value changes
- String to be passed to consumer C routine
- Predefined VCL flags: vcl_verilog_logic for logic monitoring vcl_verilog_strength for strength monitoring

acc_vcl_add(net, display_net, netname, vcl_verilog_logic);

Let's look at the code below, before we go into details.

```c
#include <stdio.h>
#include "acc_user.h"

typedef char * string;

handle clk ;
handle reset ;
handle enable ;
handle dut_count ;
int count ;

void counter_monitor()
{
  acc_initialize();
  clk = acc_handle_tfarg(1);
  reset = acc_handle_tfarg(2);
  enable = acc_handle_tfarg(3);
  dut_count = acc_handle_tfarg(4);
  acc_vcl_add(clk,counter,null,vcl_verilog_logic);
  acc_close();
}

void counter ()
{
  printf ( "Clock changed state\n" );
}
```

Counter_monitor is our C function, which will be called from the Verilog Testbench. As like any another C code, we need to include the header files, specific to application that we are developing. In our case we need to include acc routines include file.

The access routine acc_initialize initializes the environment for access routines and must be called from your C-language application program before the program invokes any other access routines. and before exiting a C-language application program that calls access routines, it is necessary to also exit the access routine environment by calling acc_close at the end of the program.
For accessing the Verilog objects, we use handle. A handle is a predefined data type that is a pointer to a specific object in the design hierarchy. Each handle conveys information to access routines about a unique instance of an accessible object information about the object’s type, plus how and where to find data about the object. But how do we pass the information of specific object to handle? Well we can do this by number of ways, but for now, we will pass it from Verilog as parameters to $counter_monitor, this parameters can be accessed inside the C-program with acc_handle_tfarg() routine. Where the argument is numbers as in the code.

So clk = acc_handle_tfarg(1) basically makes the clk as the handle to first parameter passed. Similarly we assign all the handle’s. Now we can add clk to the signal list that need to be monitored using the routine acc_vcl_add(clk,counter,null,vcl_verilog_logic). Here clk is the handle, counter is the user function to execute, when clk changes.

The function counter() does not require any explanation, it is simple Hello world type code.

**Verilog Code**

Below is the code of the simple testbench for the counter example. We call the C–function using the syntax shown in code below. If object thats been passed is a instant, then it should be passed inside double quotes. Since all our objects are nets or wires, there is no need to pass them inside double quote.

```verilog
module counter_tb();
reg enable;;
reg reset;
reg clk_reg;
wire clk;
wire [3:0] count;

initial begin
  enable = 0;
  clk = 0;
  reset = 0;
  $display( "Asserting reset" );
  #10 reset = 1;
  #10 reset = 0;
  $display ( "Asserting Enable" );
  #10 enable = 1;
  #20 enable = 0;
  $display ( "Terminating Simulator" );
  #10 $finish;
end

always
  #5 clk_reg = !clk_reg;
assign clk = clk_reg;

initial begin
  $counter_monitor(top.clk,top.reset,top.enable,top.count);
end
```
Depending on the simulator in use, the compile and running various. When you run the code above with the C code seen earlier we get following output

```
asserting reset
Clock changed state
Clock changed state
Clock changed state
Clock changed state
asserting enable
Clock changed state
Clock changed state
Clock changed state
Clock changed state
Clock changed state
Clock changed state
Clock changed state
Clock changed state
terminating simulator
Clock changed state
Clock changed state
$finish at simulation time 60
```

**C Code – Full**

So now that we see that our function gets called whenever there is change in clock, we can write the counter code. But wait, there is a problem, every time counter function makes a exit, the local variables will loose its value. There are couple of ways we can preserve state of the variables.

- Declare the counter variable as global
- Use tf_setworkarea() and tf_getworkarea() routine to store and restore the values of the local variables.

Since we have only one variable, we can use the first solution. i.e. declare count as global variable.

To write equivalent model for the counter, clock, reset, enable signal input to DUT is required and to code checker, out of the DUT count is required. To read the values from the Verilog code, we have PLI routine.

```
acc_fetch_value(handle,"formate")
```

but the value returned is a string, so we need to convert that into integer if, multi-bit vector signal is read using this routine. pli_conv is a function which does this conversion. Routine tf_dofinish() is
used for terminating simulation, when DUT and TB count value does not match or in other words, when simulation mismatch occurs.

Rest of the code is self explanatory. (Now time is 11:45PM, time to bed)
tf_dofinish();

pli_conv (string in_string, int no_bits) {
  int conv = 0;
  int i = 0;
  int j = 0;
  int bin = 0;
  for (i = no_bits - 1; i >= 0; i --) {
    if (* (in_string + i) == 49) {
      bin = 1;
    } else if (* (in_string + i) == 120) {
      printf ("Warning : X detected");
      bin = 0;
    } else if (* (in_string + i) == 122) {
      printf ("Warning : Z detected");
      bin = 0;
    } else {
      bin = 0;
    }
    conv = conv + (1 << j) * bin;
    j ++;
  }
  return conv;
}

You can compile and simulate the above code with Simulator you have.

**Note**: There could be mistakes in the way I have written the code or taken the approach in explaining PLI. Please mail me if you feel that it needs to be fixed or you have better way to show how PLI tutorial should be written.

---

**PLI Routines.**

PLI 1.0 provides two types of routines, they are

- access routine
- task and function routine.

PLI 2.0 combined access routines and task and function routines into VPI routines, and also clarified the confusion in PLI 1.0.
Access Routines

Access routines are C programming language routines that provide procedural access to information within Verilog−HDL. Access routines perform one of two operations:

Read Operation: read data about particular objects in your circuit design directly from internal data structures. Access routines can read information about the following objects:

- Module instances
- Module ports
- Module paths
- Inter−module paths
- Top–level modules
- Primitive instances
- Primitive terminals
- Nets
- Registers
- Parameters
- Specparams
- Timing checks
- Named events
- Integer, real and time variables

Write Operation: Write new information about objects in your circuit design into the internal data structures. Access routines can write to following objects:

- Inter–module paths.
- Module paths.
- Primitive instances.
- Timing checks.
- Register logic values.
- Sequential UDP logic values.

Based on the operation performed by access routines, they are classified into 6 categories as shown below:

- Fetch: This routines return a variety of information about different objects in the design hierarchy.
- Handle: This routines return handles to a variety of objects in the design hierarchy.
- Modify: This routines alter the values of a variety of objects in the design hierarchy.
- Next: When used inside a loop construct, next routines find each object of a given type that is related to a particular reference object in the design hierarchy.
- Utility: This routines perform a variety of operations, such as initializing and configuring the access routine environment.
- VCL: The Value Change Link (VCL) allows a PLI application to monitor the value changes of selected objects.

### Access Routines Reference

<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>acc_handle_scope()</td>
<td>This function returns the handle to the scope of an object. The scope can be either a module, task, function, named parallel block, or named sequential block.</td>
</tr>
<tr>
<td>acc_handle_by_name()</td>
<td>This routine returns the handle to a Verilog−HDL object based on the specified name and scope.</td>
</tr>
<tr>
<td>acc_handle_parent()</td>
<td>This function returns handle for the parent primitive instance or module instance of an object.</td>
</tr>
<tr>
<td>acc_handle_port()</td>
<td>This function returns the hierarchically handle for a module port.</td>
</tr>
<tr>
<td>acc_handle_hiconn()</td>
<td>This function returns the hierarchically higher net connection to a scalar module port or a bit of a vector port.</td>
</tr>
<tr>
<td>acc_handle_loconn()</td>
<td>This function returns the hierarchically lower net connection to a scalar module port or a bit of a vector port.</td>
</tr>
<tr>
<td>acc_handle_path()</td>
<td>This function returns a handle to an inter−module path that represents the connection from an output port to an input port.</td>
</tr>
<tr>
<td>acc_handle_modpath()</td>
<td>This function returns handle to the path of a module.</td>
</tr>
<tr>
<td>acc_handle_datapath()</td>
<td>This function returns a handle to a datapath for a module instance for the specified edge−sensitive module path.</td>
</tr>
<tr>
<td>acc_handle_pathin()</td>
<td>This function returns handle for the first net connected to a module path source.</td>
</tr>
<tr>
<td>acc_handle_pathout()</td>
<td>This function returns handle for the first net connected to a module path destination.</td>
</tr>
<tr>
<td>acc_handle_condition()</td>
<td>This function returns handle to the conditional expression for the specified path.</td>
</tr>
<tr>
<td>acc_handle_tchk()</td>
<td>This function returns handle for the specified timing check of a module (or cell).</td>
</tr>
<tr>
<td>acc_handle_tchkarg1()</td>
<td>This function returns handle for the net connected to the first argument of a timing check.</td>
</tr>
<tr>
<td>acc_handle_tchkarg2()</td>
<td>This function returns handle for the net connected to the second argument of a timing check.</td>
</tr>
<tr>
<td>acc_handle_simulated_net()</td>
<td>This function returns the simulated net associated with the collapsed net passed as an argument.</td>
</tr>
<tr>
<td>acc_handle_terminal()</td>
<td>This function returns handle for a primitive_terminal.</td>
</tr>
<tr>
<td>acc_handle_conn()</td>
<td>This function returns handle to the net connected to a primitive terminal.</td>
</tr>
<tr>
<td>Function Name</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>acc_handle_tfarg()</td>
<td>This function returns handle for the specified argument of the system task or function associated (through the PLI mechanism) with your C−language routine.</td>
</tr>
<tr>
<td>acc_fetch_attribute()</td>
<td>This function returns the value of a parameter or specparam named as an attribute in your source description.</td>
</tr>
<tr>
<td>acc_fetch_paramtype()</td>
<td>This function returns the data type of a parameter as one of three predefined integer constants.</td>
</tr>
<tr>
<td>acc_fetch_paramval()</td>
<td>This function returns the value of a parameter or specparam.</td>
</tr>
<tr>
<td>acc_fetch_defname()</td>
<td>This function returns a pointer to the defining name of a module instance or primitive instance.</td>
</tr>
<tr>
<td>acc_fetch_fullname()</td>
<td>This function returns a pointer to the full hierarchical name of any named object or module path.</td>
</tr>
<tr>
<td>acc_fetch_name()</td>
<td>This function returns a pointer to the instance name of any named object or module path.</td>
</tr>
<tr>
<td>acc_fetch_delays()</td>
<td>This function fetches different delay values for different objects.</td>
</tr>
<tr>
<td>acc_fetch_size()</td>
<td>This function returns the bit size of a net, register, or port.</td>
</tr>
<tr>
<td>acc_fetch_range()</td>
<td>This function retrieves the most significant bit and least significant bit range values for a vector.</td>
</tr>
<tr>
<td>acc_fetch_tfarg()</td>
<td>This function returns the value of the specified argument of the system task or function associated (through the PLI mechanism) with your C−language routine.</td>
</tr>
<tr>
<td>acc_fetch_direction()</td>
<td>This function returns the direction of a port or terminal as one of three predefined integer constants.</td>
</tr>
<tr>
<td>acc_fetch_index()</td>
<td>This function returns a zero−based integer index for a port or terminal.</td>
</tr>
<tr>
<td>acc_fetch_edge()</td>
<td>This function returns the edge specifier (type) of a path input or output terminal as one of these predefined integer constants.</td>
</tr>
<tr>
<td>acc_set_value()</td>
<td>This function returns a pointer to a character string indicating the logic or strength value of a net, register or variable.</td>
</tr>
<tr>
<td>acc_initialize()</td>
<td>This function initializes the environment for access routines.</td>
</tr>
<tr>
<td>acc_close()</td>
<td>This function frees internal memory used by access routines; resets all configuration parameters to default values.</td>
</tr>
<tr>
<td>acc_configure()</td>
<td>This function sets parameters that control the operation of various access routines.</td>
</tr>
<tr>
<td>acc_product_version()</td>
<td>This function returns a pointer to a character string that indicates what version of a Verilog simulator is linked to the Verilog PLI.</td>
</tr>
<tr>
<td>Function</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>acc_version()</td>
<td>This function returns a pointer to a character string that indicates version number of your access routine software</td>
</tr>
<tr>
<td>acc_count()</td>
<td>This function returns an integer count of the number of objects related to a particular reference object</td>
</tr>
<tr>
<td>acc_collect()</td>
<td>This function returns a pointer to an array that contains handles for all objects related to a particular reference object</td>
</tr>
<tr>
<td>acc_free()</td>
<td>This function frees memory allocated by acc_collect</td>
</tr>
<tr>
<td>acc_compare_handles()</td>
<td>This function returns true if the two input handles refer to the same object</td>
</tr>
<tr>
<td>acc_object_in_typelist()</td>
<td>This function determines whether an object fits a type or fulltype or exhibits a property specified in an input array</td>
</tr>
<tr>
<td>acc_object_of_type()</td>
<td>This function determines whether an object fits a specified type or fulltype, or exhibits a specified property</td>
</tr>
<tr>
<td>acc_next_cell()</td>
<td>This function returns the next cell instance within the region that includes the entire hierarchy below a module</td>
</tr>
<tr>
<td>acc_next_child()</td>
<td>This function returns the next child of a module</td>
</tr>
<tr>
<td>acc_next_modpath()</td>
<td>This function returns the next path of a module</td>
</tr>
<tr>
<td>acc_next_net()</td>
<td>This function returns the next net of a module</td>
</tr>
<tr>
<td>acc_next_parameter()</td>
<td>This function returns the next parameter within a module</td>
</tr>
<tr>
<td>acc_next_port()</td>
<td>This function returns the next input, output or inout port of a module in the order specified by the port list</td>
</tr>
<tr>
<td>acc_next_portout()</td>
<td>This function returns the next output or inout port of a module in the order specified by the port list</td>
</tr>
<tr>
<td>acc_next_primitive()</td>
<td>This function returns the next gate, switch or user–defined primitive (UDP) within a module</td>
</tr>
<tr>
<td>acc_next_specparam()</td>
<td>This function returns the next specparam within a module</td>
</tr>
<tr>
<td>acc_next_tchk()</td>
<td>This function returns the next timing check within a module</td>
</tr>
<tr>
<td>acc_next_terminal()</td>
<td>This function returns the next terminal of a gate, switch or user–defined primitive (UDP)</td>
</tr>
<tr>
<td>acc_next()</td>
<td>This function within a scope, returns the next object of each type specified in object_type_array</td>
</tr>
<tr>
<td>acc_next_topmod()</td>
<td>This function returns the next top–level module</td>
</tr>
<tr>
<td>acc_next_cell_load()</td>
<td>This function returns the next load on a net inside a cell</td>
</tr>
<tr>
<td>acc_next_load()</td>
<td>This function returns the next primitive terminal driven by a net</td>
</tr>
<tr>
<td>acc_next_driver()</td>
<td>This function returns the next primitive terminal that drives a net</td>
</tr>
</tbody>
</table>
acc_next_hiconn() This function returns the next hierarchically higher net connection to a port of a module
acc_next_loconn() This function returns the next hierarchically lower net connection to a port of a module
acc_next_bit() This function returns the handles of each bit in an expanded vector port or expanded vector net
acc_next_input() This function returns a handle to the next input path terminal of the specified module path or datapath
acc_next_output() This function returns a handle to the next output path terminal of the specified module path or datapath

**Program Flow using access routines**

As seen in the earlier example, there set of steps that need to be performed before we could write a user application. This can be shown as in the below program.

```c
#include < acc_user.h >

void pli_func() {
    acc_initialize();
    // Main body: Insert the user application code here
    acc_close();
}
```

- acc_user.h : all data-structure related to access routines
- acc_initialize() : initialize variables and set up environment
- main body : User-defined application
- acc_close() : Undo the actions taken by the function acc_initialize()

**Handle to Objects**

Handle is a predefined data type, is similar to that of a pointer in C, can be used to point to an object in the design database, can be used to refer to any kind of object in the design database. Handle is backbone of access routine methodology and the most important new concept introduced in this part of PLI 1.0.

**Declarations**

- handle my_handle;
- handle clock;
- handle reset;

**Value change link(VCL)**

The Value Change Link (VCL) allows a PLI application to monitor the value changes of selected objects. The VCL can monitor value changes for the following objects.
- Events.
- Scalar and vector registers.
- Scalar nets.
- Bit-selects of expanded vector nets.
- Unexpanded vector nets.

The VCL cannot extract information about the following objects:

- Bit-selects of unexpanded vector nets or registers.
- Part-selects.
- Memories.
- Expressions.

**Utility Routines**

Interaction between the Verilog system and the user's routines is handled by a set of routines that are supplied with the Verilog system. Library functions defined in PLI 1.0 perform a wide variety of operations on the parameters passed to the system call is used to do a simulation synchronization or to implement conditional program breakpoints.

This routines are also called Utility routines. Most of these routines are in two forms: one dealing with the current call, or instance, and another dealing with an instance other than the current one and referenced by an instance pointer.

**Classification of Utility Routines**

<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tf_getp()</td>
<td></td>
</tr>
<tr>
<td>tf_putp()</td>
<td></td>
</tr>
<tr>
<td>tf_getrealp()</td>
<td></td>
</tr>
<tr>
<td>tf_igetrealp()</td>
<td></td>
</tr>
<tr>
<td>tf_iputp()</td>
<td></td>
</tr>
<tr>
<td>tf_putrealp()</td>
<td></td>
</tr>
<tr>
<td>tf_iputrealp()</td>
<td></td>
</tr>
<tr>
<td>tf_getlongp()</td>
<td></td>
</tr>
<tr>
<td>tf_igetlongp()</td>
<td></td>
</tr>
<tr>
<td>tf_putlongp()</td>
<td></td>
</tr>
<tr>
<td>tf_iputlongp()</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td></td>
</tr>
<tr>
<td>-------------------------------</td>
<td></td>
</tr>
<tr>
<td>tf_strgetp()</td>
<td></td>
</tr>
<tr>
<td>tf_getcstringp()</td>
<td></td>
</tr>
<tr>
<td>tf_strdelputp()</td>
<td></td>
</tr>
<tr>
<td>tf_strlongdelputp()</td>
<td></td>
</tr>
<tr>
<td>tf_strrealdelputp()</td>
<td></td>
</tr>
<tr>
<td>tf_copypvc_flag()</td>
<td></td>
</tr>
<tr>
<td>tf_icopypvc_flag()</td>
<td></td>
</tr>
<tr>
<td>tf_movepvc_flag()</td>
<td></td>
</tr>
<tr>
<td>tf_imovepvc_flag()</td>
<td></td>
</tr>
<tr>
<td>tf_testpvc_flag()</td>
<td></td>
</tr>
<tr>
<td>tf_itestpvc_flag()</td>
<td></td>
</tr>
<tr>
<td>tf_getpchange()</td>
<td></td>
</tr>
<tr>
<td>tf_igetpchange()</td>
<td></td>
</tr>
<tr>
<td>tf_gettime()</td>
<td></td>
</tr>
<tr>
<td>tf_getlongtime()</td>
<td></td>
</tr>
<tr>
<td>tf_getrealtime()</td>
<td></td>
</tr>
<tr>
<td>tf_strgettime()</td>
<td></td>
</tr>
<tr>
<td>tf_gettime()</td>
<td></td>
</tr>
<tr>
<td>tf_gettimeunit()</td>
<td></td>
</tr>
<tr>
<td>tf_gettimeprecision()</td>
<td></td>
</tr>
<tr>
<td>tf_synchronize()</td>
<td></td>
</tr>
<tr>
<td>tf_rosynchronize()</td>
<td></td>
</tr>
<tr>
<td>tf_getnextlongtime()</td>
<td></td>
</tr>
<tr>
<td>tf_setdelay()</td>
<td></td>
</tr>
<tr>
<td>tf_setlongdelay()</td>
<td></td>
</tr>
<tr>
<td>tf_setrealdelay()</td>
<td></td>
</tr>
<tr>
<td>tf_clearalldelays()</td>
<td></td>
</tr>
<tr>
<td>io_printf()</td>
<td></td>
</tr>
<tr>
<td>io_mcdprintf()</td>
<td></td>
</tr>
<tr>
<td>tf_warning()</td>
<td></td>
</tr>
<tr>
<td>tf_error()</td>
<td></td>
</tr>
<tr>
<td>tf_text()</td>
<td></td>
</tr>
<tr>
<td>tf_message()</td>
<td></td>
</tr>
<tr>
<td>tf_getinstance()</td>
<td></td>
</tr>
<tr>
<td>tf_mipname()</td>
<td></td>
</tr>
<tr>
<td>tf_spname()</td>
<td></td>
</tr>
<tr>
<td>tf_setworkarea()</td>
<td></td>
</tr>
<tr>
<td>tf_getworkarea()</td>
<td></td>
</tr>
<tr>
<td>tf_nump()</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td></td>
</tr>
<tr>
<td>------------------------------</td>
<td></td>
</tr>
<tr>
<td>tf_typed()</td>
<td></td>
</tr>
<tr>
<td>tf_sized()</td>
<td></td>
</tr>
<tr>
<td>tf_dostop()</td>
<td></td>
</tr>
<tr>
<td>tf_dofinish()</td>
<td></td>
</tr>
<tr>
<td>mc_scan_plusargs()</td>
<td></td>
</tr>
<tr>
<td>tf_compare_long()</td>
<td></td>
</tr>
<tr>
<td>tf_add_long()</td>
<td></td>
</tr>
<tr>
<td>tf_subtract_long()</td>
<td></td>
</tr>
<tr>
<td>tf_multiply_long()</td>
<td></td>
</tr>
<tr>
<td>tf_divide_long()</td>
<td></td>
</tr>
<tr>
<td>tf_long_to_real()</td>
<td></td>
</tr>
<tr>
<td>tf_longtime_tostr()</td>
<td></td>
</tr>
<tr>
<td>tf_real_tf_long()</td>
<td></td>
</tr>
<tr>
<td>tf_write_save()</td>
<td></td>
</tr>
<tr>
<td>tf_read_restart()</td>
<td></td>
</tr>
</tbody>
</table>
WHAT'S NEW IN VERILOG 2001

CHAPTER 18
Introduction
Well most of the changes in Verilog 2001 are picked from other languages. Like generate, configuration, file operation was from VHDL. I am just adding a list of most commonly used Verilog 2001 changes. You could use the Icarus Verilog simulator for testing examples in this section.

Comma used in sensitive list
In earlier version of Verilog, we use to use or to specify more then one sensitivity list elements. In the case of Verilog 2001, we use comma as shown in example below.

always @ (a, b, c, d, e )

always @ (posedge clk, posedge reset)

Combinational logic sensitive list
always @ *

a = ((b&c) || (c^d));

Wire Data type
In Verilog 1995, default data type is net and its width is always 1 bit. Where as in Verilog 2001. The width is adjusted automatically.

In Verilog 2001, we can disable default data type by `default net_type none, This basically helps in catching the undeclared wires.

Register Data type
Register data type is called as variable, as it created lot of confusion for beginners. Also it is possible to specify initial value to Register/variable data type. Reg data type can also be declared as signed.

reg [7:0] data = 0;
signed [7:0] data;

New operators
<<>> : Shift left, shift right : To be used on signed data type
** : exponential power operator.

Port Declaration
module adder ( input [3:0] a,
input [3:0] b,  
output [3:0] sum 
);

module adder (a,b,y);
input wire [3:0] a,  
input wire [3:0] b,  
output reg [3:0] sum

This is equivalent to Verilog 1995 as given below

module adder (a,b,y);
input a;  
input b;  
output y;  
wire a;  
wire b;  
reg sum;

**Random Generator**

In Verilog 1995, each simulator used to implement its own version of $random. In Verilog 2001, $random is standardized, so that simulations runs across all the simulators with out any inconsistency.

**Generate Blocks**

This feature has been taken from VHDL with some modification. It is possible to use for loop to mimic multiple instants.

**Multi Dimension Array.**

More then two dimension supported.

There are lot of other changes, Which I plan to cover sometime later. Or may be I will mix this with the actual Verilog tut
ASSERTIONS IN VERILOG
CHAPTER 19
Introduction

Verification with assertions refers to the use of an assertion language to specify expected behavior in a design. Tools that evaluate the assertions relative to the design under verification.

Assertion-based verification is of most use to design and verification engineers who are responsible for the RTL design of digital blocks and systems. ABV lets design engineers capture verification information during design. It also enables internal state, datapath, and error precondition coverage analysis.

Simple example of assertion could be a FIFO, when ever ever FIFO is full and write happens, it is illegal. So designer of FIFO can write assertion which checks for this condition and asserts failure.

Assertions Languages

Currently there are multiple ways available for writing assertions as shown below.

- Open Verification Library (OVL).
- Formal Property Language Sugar
- SystemVerilog Assertions

Most assertions can be written in HDL, but HDL assertions can be lengthy and complicated. This defeats the purpose of assertions, which is to ensure the correctness of the design. Lengthy, complex HDL assertions can be hard to create and subject to bugs themselves.

In this tutorial we will be seeing verilog based assertion (OVL) and PSL (sugar).

Advantages of using assertions

- Testing internal points of the design, thus increasing observability of the design
- Simplifying the diagnosis and detection of bugs by constraining the occurrence of a bug to the assertion monitor being checked
- Allowing designers to use the same assertions for both simulation and formal verification.

Implementing assertion monitors

Assertion monitors address design verification concerns and can be used as follows to increase design confidence.

- Combine assertion monitors to increase the coverage of the design (for example, in interface circuits and corner cases).
Include assertion monitors when a module has an external interface. In this case, assumptions on the correct input and output behavior should be guarded and verified. Include assertion monitors when interfacing with third party modules, since the designer may not be familiar with the module description (as in the case of IP cores), or may not completely understand the module. In these cases, guarding the module with assertion monitors may prevent incorrect use of the module.

Normally assertions are implemented by the designers to safe guard their design, so they code the assertions into their RTL. Simple example of a assertion would be, writing into FIFO, when it is full. Traditionally verification engineers have been using assertions in their verification environments without knowing that they are assertion. For verification simple application of assertion would be checking protocols. Example, expecting the grant of a arbiter to be asserted after one clock cycle and before two cycles after the assertion of request.

New few pages we will see simple examples on usage of assertions using Open Verification Library and PSL assertions.

What You Need?
For using Open Verification Library examples you need Open Verification Library from Accellera. For running PSL examples you need simulator that can support PSL.

Then you need bit of patience to go through the manuals to learn in details Assertions and try out more examples.

Verification Of FIFO
Our first example is verification of synchronous FIFO. Here we will build simple testbench around the FIFO model and use simple assertions to show how they can be used to check simple protocol. If you have any better suggestion, please let me know.

FIFO Model
Below code is orginal code found in examples directory.

```verilog
define testbench {
    define module {
        module syn_fifo {
            // Clock input
            input clk
            // Active high reset
            input rst
            // Write chip select
            input wr_cs
            // Read chip select
            input rd_cs
            // Data input
            input data_in
            // Read enable
            input rd_en
            // Write Enable
            input wr_en
```
data_out, // Data Output
empty, // FIFO empty
full // FIFO full

// FIFO constants
parameter DATA_WIDTH = 8;
parameter ADDR_WIDTH = 8;
parameter RAM_DEPTH = (1 << ADDR_WIDTH);

// Port Declarations
input clk;
input rst;
input wr_cs;
input rd_cs;
input rd_en;
input [DATA_WIDTH-1:0] data_in;
output full;
output empty;
output [DATA_WIDTH-1:0] data_out;

------------------------Internal variables--------------------------
reg [ADDR_WIDTH-1:0] wr_pointer;
reg [ADDR_WIDTH-1:0] rd_pointer;
reg [ADDR_WIDTH :0] status_cnt;
reg [DATA_WIDTH-1:0] data_out;
wire [DATA_WIDTH-1:0] data_ram;

------------------------Variable assignments------------------------
assign full = (status_cnt == (RAM_DEPTH-1));
assign empty = (status_cnt == 0);

------------------------Code Start-------------------------------
always @(posedge clk or posedge rst)
begin : WRITE_POINTER
  if (rst) begin
    wr_pointer <= 0;
  end else if (wr_cs && wr_en) begin
    wr_pointer <= wr_pointer + 1;
  end
end

always @(posedge clk or posedge rst)
begin : READ_POINTER
  if (rst) begin
    rd_pointer <= 0;
  end else if (rd_cs && rd_en) begin
    rd_pointer <= rd_pointer + 1;
  end
end

always @(posedge clk or posedge rst)
begin : READ_DATA
  if (rst) begin
    data_out <= 0;
  end else if (rd_cs && rd_en) begin
    data_out <= data_ram;
  end
end
always @ (posedge clk or posedge rst)
begin : STATUS_COUNTER
  if (rst) begin
    status_cnt <= 0;
    // Read but no write.
  end else if ((rd_cs && rd_en) && !(wr_cs && wr_en)
    && (status_cnt != 0)) begin
    status_cnt <= status_cnt - 1;
    // Write but no read.
  end else if ((wr_cs && wr_en) && !(rd_cs && rd_en)
    && (status_cnt != RAM_DEPTH)) begin
    status_cnt <= status_cnt + 1;
  end
end

ram_dp_ar_aw #(DATA_WIDTH, ADDR_WIDTH)DP_RAM (address_0 (wr_pointer), // address_0 input
data_0 (data_in), // data_0 bi–directional
cs_0 (wr_cs), // chip select
we_0 (wr_en), // write enable
oe_0 (1'b0), // output enable
address_1 (rd_pointer), // address_q input
data_1 (data_ram), // data_1 bi–directional
cs_1 (rd_cs), // chip select
we_1 (1'b0), // Read enable
oe_1 (rd_en) // output enable
);
endmodule

Ram Model

module ram_dp_ar_aw (address_0, // address_0 Input
data_0, // data_0 bi–directional
cs_0, // Chip Select
we_0, // Write Enable/Read Enable
oe_0, // Output Enable
address_1, // address_1 Input
data_1, // data_1 bi–directional
cs_1, // Chip Select
we_1, // Write Enable/Read Enable
oe_1 // Output Enable
);
parameter DATA_WIDTH = 8 ;
parameter ADDR_WIDTH = 8 ;
parameter RAM_DEPTH = 1 << ADDR_WIDTH;

//--- Input Ports ---
input [ADDR_WIDTH-1:0] address_0 ;
input cs_0 ;
input we_0 ;
input oe_0 ;
input [ADDR_WIDTH-1:0] address_1 ;
input cs_1 ;
input we_1 ;
input oe_1 ;

//--- Inout Ports ---
inout [DATA_WIDTH-1:0] data_0 ;
inout [DATA_WIDTH-1:0] data_1 ;

//--- Internal variables ---
reg [DATA_WIDTH-1:0] data_0_out ;
reg [DATA_WIDTH-1:0] data_1_out ;
reg [DATA_WIDTH-1:0] mem [0:RAM_DEPTH-1];

// Code Starts Here

// Memory Write Block
// Write Operation : When we_0 = 1, cs_0 = 1
always @ (address_0 or cs_0 or we_0 or data_0 or address_1 or cs_1 or we_1 or data_1)
begin :
  if (cs_0 && we_0)
  begin
    mem[address_0] <= data_0;
  end
end :
MEM_WRITE

// Tri-State Buffer control
// output : When we_0 = 0, oe_0 = 1, cs_0 = 1
assign data_0 = (cs_0 && oe_0 && !we_0) ? data_0_out : 8'bz;

// Memory Read Block
// Read Operation : When we_0 = 0, oe_0 = 1, cs_0 = 1
always @ (address_0 or cs_0 or we_1 or oe_0)
begin :
  if (cs_0 && !we_0 && oe_0)
  begin
    data_0_out <= mem[address_0];
  end
end :
MEM_READ_0

// Second Port of RAM
// Tri-State Buffer control
// output : When we_1 = 0, oe_1 = 1, cs_1 = 1
assign data_1 = (cs_1 && oe_1 && !we_1) ? data_1_out : 8'bz;

// Memory Read Block 1
// Read Operation : When we_1 = 0, oe_1 = 1, cs_1 = 1
always @ (address_1 or cs_1 or we_1 or oe_1)
begin :
MEM_READ_1
Testbench Code

In below testbench code below, we are causing over flow and under flow condition. What I mean to say is, FIFO depth is 8, so we can do 8 writes, without reading from FIFO. If we do 9 writes then 9th data over writes the content of FIFO.

Similiarly if we read from FIFO, when fifo is empty it causes underflow. This kind of things happen when the code interface block is buggy. We can code assertion either in RTL or in the testbench. For assertions like our example, it is better that the RTL designer codes it along with his code.
### Assertion with OVL

Now that we have seen the code of FIFO and the testbench, let's see the example of using OVL to build assertions for the FIFO. To use OVL, we need to first install the OVL package. Then we need include the assertion file that we need to use. In our example we are using assert_fifo_index.vlib, we use synopsys translate_off to make the synthesis tools not to read the code within `synopsys translate_off` and `synopsys translate_on`. We want to do this, as this is simulation code and not meant for synthesis. Next we need to enable assertions by `define OVL_ASSERT_ON`. There are many other define's that we can use to control the OVL assertion, details of each of the options can be found in the OVL manual.

### Assertion in RTL

In the below code, we use assert_fifo_index assertion, which prints error when ever there is overflow or under flow error. We can set the various parameters like

- severity_level : `OVL_ERROR`, This can be set to fatal, or warning, so on.
- depth of FIFO : This is set to depth of FIFO.
- msg : Message that we want to print.

Details on usage of this assertion could be found from OVL manual. Now to compile we need to pass the `+incdir` path to VLIB install directory.

**Example**: Let's assume vlib is installed in home directory (`/home/deepak`) with vlib as name and we are using verilog XL to compile.
Function : Synchronous (single clock) FIFO
With Assertion
Coder : Deepak Kumar Tala
Date : 31−October−2002

============================================= 

// synopsys translate_off
#define OVL_ASSERT_ON
#define OVL_INIT_MSG
include "assert_fifo_index.vlib"
// synopsys translate_on

module syn_fifo ( 
clk , // Clock input
rst , // Active high reset
wr_cs , // Write chip select
d_cs , // Read chip select
data_in , // Data input
d_en , // Read enable
wr_en , // Write Enable
data_out , // Data Output
empty , // FIFO empty
full // FIFO full
);

// FIFO constants
parameter DATA_WIDTH = 8;
parameter ADDR_WIDTH = 8;
parameter RAM_DEPTH = (1 << ADDR_WIDTH);

// Port Declarations
input clk ;
input rst ;
input wr_cs ;
input rd_cs ;
input rd_en ;
input wr_en ;
output [DATA_WIDTH−1:0] data_in ;
output full ;
output empty ;
output [DATA_WIDTH−1:0] data_out ;

//−−−−−−−−−−−Internal variables−−−−−−−−−−−−−−−
reg [ADDR_WIDTH−1:0] wr_pointer;
reg [ADDR_WIDTH−1:0] rd_pointer;
reg [ADDR_WIDTH :0] status_cnt;
reg [DATA_WIDTH−1:0] data_out ;
wire [DATA_WIDTH−1:0] data_ram ;

//−−−−−−−−−−−Variable assignments−−−−−−−−−−−−−−−
assign full = (status_cnt == (RAM_DEPTH−1));
assign empty = (status_cnt == 0);

//−−−−−−−−−−−Code Start−−−−−−−−−−−−−−−−−−−−−−−−−−−
always @ (posedge clk or posedge rst)
begin : WRITE_POINTER

if (rst) begin
  wr_pointer <= 0;
end else if (wr_cs && wr_en) begin
  wr_pointer <= wr_pointer + 1;
end

always @(posedge clk or posedge rst) begin : READ_POINTER
  if (rst) begin
    rd_pointer <= 0;
  end else if (rd_cs && rd_en) begin
    rd_pointer <= rd_pointer + 1;
  end
end

always @(posedge clk or posedge rst) begin : READ_DATA
  if (rst) begin
    data_out <= 0;
  end else if (rd_cs && rd_en) begin
    data_out <= data_ram;
  end
end

always @(posedge clk or posedge rst) begin : STATUS_COUNTER
  if (rst) begin
    status_cnt <= 0;
    // Read but no write.
    if (!((rd_cs && rd_en) && (!wr_cs && wr_en) && (status_cnt != 0))) begin
      status_cnt <= status_cnt - 1;
    end
    // Write but no read.
    if (!((wr_cs && wr_en) && !((rd_cs && rd_en) && (status_cnt != RAM_DEPTH)))) begin
      status_cnt <= status_cnt + 1;
    end
  end
end

ram_dp_ar_aw #(DATA_WIDTH,ADDR_WIDTH) DP_RAM (...

// Add assertion here
```verilog
109// synopsys translate_off
110assert_fifo_index #( // severity_level
111OVL_ERROR ,
112RAM_DEPTH−1) , // depth
113, // push width
114, // pop width
115OVL_ASSERT , // property type
116"my_module_err" , // msg
117OVL_COVER_NONE , //coverage_level
118) //simultaneous_push_pop (write and read)
119no_over_under_flow ( // Clock
120clk (clk),
121reset_n (~rst), // Active low reset
122pop (rd_cs & rd_en), // FIFO Write
123push (wr_cs & wr_en) // FIFO Read
124);
125// synopsys translate_on
126endmodule
```

**Simulator Output**

First OVL message is init message, used to check if the OVL lib was included and ready. `my_module_err` is message user defined message, that OVL uses in print statements.

Rest of the messages are OVERFLOW and UNDERFLOW messages.

---

**Simulator Output**

First OVL message is init message, used to check if the OVL lib was included and ready. `my_module_err` is message user defined message, that OVL uses in print statements.

Rest of the messages are OVERFLOW and UNDERFLOW messages.

---

`OVL_ERROR`: `OVL_VERSION: ASSERT_FIFO_INDEX initialized

@ fifo_tb.fifo.no_over_under_flow.ovl_init_msg_t Severity: 1, Message: my_module_err

0 wr:0 wr_data:00 rd:0 rd_data:xx
5 wr:0 wr_data:00 rd:0 rd_data:00
10 wr:1 wr_data:00 rd:0 rd_data:00
12 wr:1 wr_data:01 rd:0 rd_data:00
14 wr:1 wr_data:02 rd:0 rd_data:00
16 wr:1 wr_data:03 rd:0 rd_data:00
18 wr:1 wr_data:04 rd:0 rd_data:00
20 wr:1 wr_data:05 rd:0 rd_data:00
22 wr:1 wr_data:06 rd:0 rd_data:00
24 wr:1 wr_data:07 rd:0 rd_data:00

`OVL_ERROR`: `OVL_VERSION: ASSERT_FIFO_INDEX initialized

@ fifo_tb.fifo.no_over_under_flow.ovl_init_msg_t Severity: 1, Message: my_module_err

0 wr:0 wr_data:00 rd:0 rd_data:xx
5 wr:0 wr_data:00 rd:0 rd_data:00
10 wr:1 wr_data:00 rd:0 rd_data:00
12 wr:1 wr_data:01 rd:0 rd_data:00
14 wr:1 wr_data:02 rd:0 rd_data:00
16 wr:1 wr_data:03 rd:0 rd_data:00
18 wr:1 wr_data:04 rd:0 rd_data:00
20 wr:1 wr_data:05 rd:0 rd_data:00
22 wr:1 wr_data:06 rd:0 rd_data:00
24 wr:1 wr_data:07 rd:0 rd_data:00

`OVL_ERROR`: `OVL_VERSION: ASSERT_FIFO_INDEX initialized

@ fifo_tb.fifo.no_over_under_flow.ovl_init_msg_t Severity: 1, Message: my_module_err

0 wr:0 wr_data:00 rd:0 rd_data:xx
5 wr:0 wr_data:00 rd:0 rd_data:00
10 wr:1 wr_data:00 rd:0 rd_data:00
12 wr:1 wr_data:01 rd:0 rd_data:00
14 wr:1 wr_data:02 rd:0 rd_data:00
16 wr:1 wr_data:03 rd:0 rd_data:00
18 wr:1 wr_data:04 rd:0 rd_data:00
20 wr:1 wr_data:05 rd:0 rd_data:00
22 wr:1 wr_data:06 rd:0 rd_data:00
24 wr:1 wr_data:07 rd:0 rd_data:00

```

www.asic-world.com

ASSERTIONS IN VERILOG 205
Assertion with PSL

Now that we have seen the example of FIFO assertion using OVL, let's see the example of using PSL to build assertions for the FIFO. PSL assertions can be coding two ways.

- inline Coding: In this method, psl assertions are coded into verilog code as comment.
- External File: In this method, psl assertions are coded into separate file with vunit as name.

**inline Coding**

- All assertions appear within a consecutive series of comments appropriate for the context.
- The first assertion statement line must begin with the psl keyword.
- Both the psl keyword and the keyword that follows it must be on the same line.
- Specify a label followed by a colon.
- Assert the behavior described in the property by using the assert or assume keyword.
- Describe the behavior of the design.
- Assertions cannot be embedded in Verilog tasks, functions, or UDPs.
- Example: // psl label: assert behavior;

**External File**

- To add assertions to an existing design without modifying the source text, as with legacy IP.
- To experiment with assertions before embedding them in the source file.
- When you are working in teams where the assertions are not created by the HDL author.

```
vunit verification_unit_name (module_name) {
    default clock = clock_edge;
    property_name: assert behavior;
    property_name: cover {behavior};
}
```

For more details refer to PSL usage guide that comes with simulator.

www.asic-world.com  ASSERTIONS IN VERILOG 206
Assertion in RTL

In the below code, we use psl assertion to check if no write is done when FIFO is full and also check if no read is done when FIFO is empty.

We can code psl assertion inline with code with // or /* */. Before we write any assertion, we need to declare the clock as in the example.

```
ncverilog +assert verilog_file1.v verilog_file2.v
```

```verbatim
//=============================================  
// Function : Synchronous (single clock) FIFO  
// With Assertion  
// Coder : Deepak Kumar Tala  
// Date : 31−October−2002  
//=============================================  

module syn_fifo (  
clk , // Clock input  
rst , // Active high reset  
wr_cs , // Write chip select  
rd_cs , // Read chipe select  
data_in , // Data input  
rd_en , // Read enable  
wr_en , // Write Enable  
data_out , // Data Output  
empty , // FIFO empty  
full // FIFO full  
);  

// FIFO constants  
parameter DATA_WIDTH = 8;  
parameter ADDR_WIDTH = 8;  
parameter RAM_DEPTH = (1 << ADDR_WIDTH);  

// Port Declarations  
input clk ;  
input rst ;  
input wr_cs ;  
input rd_cs ;  
input wr_en ;  
input rd_en ;  
input [DATA_WIDTH−1:0] data_in ;  
output full ;  
output empty ;  
output [DATA_WIDTH−1:0] data_out ;  

//-------------------Internal variables-------------------  
reg [ADDR_WIDTH−1:0] wr_pointer;  
reg [ADDR_WIDTH−1:0] rd_pointer;  
reg [ADDR_WIDTH :0] status_cnt;  
reg [DATA_WIDTH−1:0] data_out ;  
wire [DATA_WIDTH−1:0] data_ram ;  

data_out = data_ram [0 : DATA_WIDTH−1];  

full = (status_cnt == (RAM_DEPTH−1));
```
assign empty = (status_cnt == 0);

/* Code Start */
always @(posedge clk or posedge rst)
begin : WRITE_POINTER
  if (rst) begin
    wr_pointer <= 0;
  end else if (wr_cs && wr_en) begin
    wr_pointer <= wr_pointer + 1;
  end
end

always @(posedge clk or posedge rst)
begin : READ_POINTER
  if (rst) begin
    rd_pointer <= 0;
    data_out <= 0;
  end else if (rd_cs && rd_en) begin
    rd_pointer <= rd_pointer + 1;
    data_out <= data_ram;
  end
end

always @(posedge clk or posedge rst)
begin : READ_DATA
  if (rst) begin
    data_out <= 0;
  end else if (rd_cs && rd_en) begin
    data_out <= data_ram;
  end
end

always @(posedge clk or posedge rst)
begin : STATUS_COUNTER
  if (rst) begin
    status_cnt <= 0;
    // Read but no write.
  end else if ((rd_cs && rd_en) && !(wr_cs && wr_en) && (status_cnt != 0)) begin
    status_cnt <= status_cnt - 1;
    // Write but no read.
  end else if ((wr_cs && wr_en) && !(rd_cs && rd_en) && (status_cnt == RAMDEPTH)) begin
    status_cnt <= status_cnt + 1;
  end
end

ram_dp_ar_aw #(DATA_WIDTH, ADDR_WIDTH) DP_RAM(
  address_0 (wr_pointer), // address_0 input
  data_0 (data_in), // data_0 bi-directional
  cs_0 (wr_cs), // chip select
  we_0 (wr_en), // write enable
  oe_0 (1'b0), // output enable
  address_1 (rd_pointer), // address_q input
);
99. \texttt{data\_1 (data\_ram), \// data\_1 bi-directional}
100. \texttt{cs\_1 (rd\_cs), \// chip select}
101. \texttt{we\_1 (1'b0), \// Read enable}
102. \texttt{oe\_1 (rd\_en) \// output enable}
103;
104
105. \texttt{Add assertion here}
106. \texttt{psl default clock = (posedge clk);}
107. \texttt{psl ERRORwritefull: assert never \{full \&\& wr\_en \&\& wr\_cs\};}
108. \texttt{psl ERRORreadempty: assert never \{empty \&\& rd\_en \&\& rd\_cs\};}
109
110. \texttt{endmodule}

\textbf{Simulator Output}

When ever there is violation, Assertion is printed.

0 wr:0 wr\_data:00 rd:0 rd\_data:xx
5 wr:0 wr\_data:00 rd:0 rd\_data:00
10 wr:1 wr\_data:00 rd:0 rd\_data:00
12 wr:1 wr\_data:01 rd:0 rd\_data:00
14 wr:1 wr\_data:02 rd:0 rd\_data:00
16 wr:1 wr\_data:03 rd:0 rd\_data:00
18 wr:1 wr\_data:04 rd:0 rd\_data:00
20 wr:1 wr\_data:05 rd:0 rd\_data:00
22 wr:1 wr\_data:06 rd:0 rd\_data:00
24 wr:1 wr\_data:07 rd:0 rd\_data:00
ncsim: *E,ASRTST (syn\_fifo\_psl.v,107); (time 25 NS)
Assertion fifo\_tb.fifo.ERRORwritefull has failed
26 wr:1 wr\_data:08 rd:0 rd\_data:00
28 wr:1 wr\_data:09 rd:0 rd\_data:00
30 wr:0 wr\_data:09 rd:0 rd\_data:00
32 wr:0 wr\_data:09 rd:1 rd\_data:00
33 wr:0 wr\_data:09 rd:1 rd\_data:01
35 wr:0 wr\_data:09 rd:1 rd\_data:02
39 wr:0 wr\_data:09 rd:1 rd\_data:03
41 wr:0 wr\_data:09 rd:1 rd\_data:04
43 wr:0 wr\_data:09 rd:1 rd\_data:05
45 wr:0 wr\_data:09 rd:1 rd\_data:06
47 wr:0 wr\_data:09 rd:1 rd\_data:07
ncsim: *E,ASRTST (syn\_fifo\_psl.v,108); (time 49 NS)
Assertion fifo\_tb.fifo.ERRORreadempty has failed
49 wr:0 wr\_data:09 rd:1 rd\_data:08
ncsim: *E,ASRTST (syn\_fifo\_psl.v,108); (time 51 NS)
Assertion fifo\_tb.fifo.ERRORreadempty has failed
51 wr:0 wr\_data:09 rd:1 rd\_data:09
52 wr:0 wr\_data:09 rd:0 rd\_data:09
Simulation complete via $finish(1) at time 152 NS + 0
fifo\_tb.v:36 #100 $finish;

\textbf{Post Processing}

Like with any other simulation, we need to have post processing scripts to process the messages
that are printed by simulator to declare if the simulation as passed or failed.

As such, I think assertion like psl or sva, needs to have a way to specify the format of printing
assertion. Open Verilog assertion seems to be good at this, but then it is not all that powerfull as
psl or systemverilog assertions.

www.asic-world.com ASSESSMENTS IN VERILOG 209
COMPILER DIRECTIVES
CHAPTER 20
Introduction

A compiler directive may be used to control the compilation of a Verilog description. The grave accent mark, `, denotes a compiler directive. A directive is effective from the point at which it is declared to the point at which another directive overrides it, even across file boundaries. Compiler directives may appear anywhere in the source description, but it is recommended that they appear outside a module declaration. This appendix presents those directives that are part of IEEE−1364.

As in any language, each compiler has its own way of handling command line options and supported compiler directives in code. Below we will see some standard and common compiler directives. For specific compiler directives, please refer to simulator manuals.

`include

The `include compiler directive lets you insert the entire contents of a source file into another file during Verilog compilation. The compilation proceeds as though the contents of the included source file appear in place of the `include command. You can use the `include compiler directive to include global or commonly−used definitions and tasks, without encapsulating repeated code within module boundaries.

`define

This compiler directive is used for defining text MACROS, this is normally defined in verilog file "name.vh". Where name can be module that you are coding. Since `define is compiler directive, it can used across multiple files.

`undef

The `undef compiler directive lets you remove definitions of text macros created by the `define compiler directive and the +define+ command−line plus option. You can use the `undef compiler directive undefine a text macro that you use in more than one file.

`ifdef

Optionally includes lines of source code during compilation. The `ifdef directive checks that a macro has been defined, and if so, compiles the code that follows. If the macro has not been define, compiler compiles the code (if any) following the optional `else directive. You can control what code is compiled by choosing whether to define the text macro, either with `define or with +define+. The `endif directive marks the end of the conditional code.

`timescale

The `timescale compiler directive specifies the time unit and precision of the modules that follow the directive. The time unit is the unit of measurement for time values, such as the simulation time and delay values. The time precision specifies how simulator rounds time values. The rounded time values that simulator uses are accurate to within the unit of time that you specify as the time
precision. The smallest–specified time precision determines the accuracy at which simulator must run, and thus the precision affects simulation performance and memory consumption.

<table>
<thead>
<tr>
<th>String</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td>Seconds</td>
</tr>
<tr>
<td>ms</td>
<td>Miliseconds</td>
</tr>
<tr>
<td>us</td>
<td>Microseconds</td>
</tr>
<tr>
<td>ns</td>
<td>Nanoseconds</td>
</tr>
<tr>
<td>ps</td>
<td>Picoseconds</td>
</tr>
<tr>
<td>fs</td>
<td>femtoseconds</td>
</tr>
</tbody>
</table>

```
resetall
```

The `resetall directive sets all compiler directives to their default values.

```
defaultnettype
```

The `defaultnettype directive allows the user to override the ordinary default type (wire) of implicitly declared nets. It must be used outside a module. It specifies the default type of all nets that are declared in modules that are declared after the directive.

```
nounconnected_drive and `unconnected_drive
```

The `unconnected_drive and `nounconnected_drive directives cause all unconnected input ports of modules between the directives to be pulled up or pulled down, depending on the argument of the `unconnected_drive directive. The allowed arguments are pull0 and pull1.
**Verilog Quick Reference**

This is still in very early stage, need time to add more on this.

---

**MODULE**

```verilog
module MODID[({PORTID,})];
[input | output | inout [range] {PORTID,};]
[{declaration}]
[{parallel_statement}]
[specify_block]
endmodule
range ::= [constexpr : constexpr]
```

---

**DECLARATIONS**

```verilog
parameter {PARID = constexpr,};
wire | wand | wor [range] {WIRID,};
reg [range] {REGID [range],};
integer {INTID [range],};
time {TIMID [range],};
real {REALID,};
realtime {REALTIMID,};
event {EVTID,};
task TASKID;
[{input | output | inout [range] {ARGID,};}]
[{declaration}]
begin
[{sequential_statement}]
end
endtask
function [range] FCTID;
{input [range] {ARGID,};}
[{declaration}]
begin
[{sequential_statement}]
end
endfunction
```

---

**PARALLEL STATEMENTS**

```verilog
assign [(strength1, strength0)] WIRID = expr;
```
initial sequential_statement
always sequential_statement
MODID [#({expr,})] INSTID
({expr, | .PORTID(expr,)})
GATEID [(strength1, strength0)] [#delay]
[INSTID] ({expr,});
defparam {HIERID = constexpr,};
strength ::= supply | strong | pull | weak | highz
delay ::= number | PARID | ( expr [ expr [ expr ] ] )

---

**GATE PRIMITIVES**

and (out, in1, ..., inN);
nand (out, in1, ..., inN);
or (out, in1, ..., inN);
nor (out, in1, ..., inN);
xor (out, in1, ..., inN);
xnor (out, in1, ..., inN);
buf (out1, ..., outN, in);
not (out1, ..., outN, in);
bufif1 (out, in, ctl);
bufif0 (out, in, ctl);
notif1 (out, in, ctl);
notif0 (out, in, ctl);
pullup (out);
pulldown (out);
[r]pmos (out, in, ctl);
[r]nmos (out, in, ctl);
[r]cmos (out, in, nctl, pctl);
[r]tran (inout, inout);
[r]tranif1 (inout, inout, ctl);
[r]tranif0 (inout, inout, ctl);

---

**SEQUENTIAL STATEMENTS**

;
begin[: BLKID
[[[declaration]]]
[[[sequential_statement]]]
end
if (expr) sequential_statement
[else sequential_statement]
case | casex | casez (expr)
[(expr,): sequential_statement]
[default: sequential_statement]
endcase
forever sequential_statement
repeat (expr) sequential_statement
while (expr) sequential_statement
for (lvalue = expr; expr; lvalue = expr)
sequential_statement
#(number | (expr)) sequential_statement
@ (event [(or event)]) sequential_statement
lvalue [lvalue [-> EVENTID;
fork[: BLKID
[(declaration)]
[(sequential_statement)]
join
TASKID[(expr,)];
disable BLKID | TASKID;
assign lvalue = expr;
deassign lvalue;
lvalue ::= ID[range] | ID[expr] | {{lvalue,}}
event ::= [posedge | negedge] expr

SPECIFY BLOCK

specify_block ::= specify
{specify_statement}
endspecify

SPECIFY BLOCK STATEMENTS

specparam {ID = constexpr,};
(terminal => terminal) = path_delay;
((terminal,) => {terminal,}) = path_delay;
if (expr) (terminal [+|−] => terminal) = path_delay;
if (expr) ((terminal,) [+|−]* > {terminal,}) =
path_delay;
[if (expr)] ((posedge|negedge) terminal =>
(terminal [+−]: expr)) = path_delay;
[if (expr)] ((posedge|negedge) terminal *>
({terminal,} [+−]: expr)) = path_delay;
$setup(tevent, tevent, expr [, ID]);
$hold(tevent, tevent, expr [, ID]);
$setuphold(tevent, tevent, expr, expr [, ID]);
$period(tevent, expr [, ID]);
$width(tevent, expr, constexpr [, ID]);
$skew(tevent, tevent, expr [, ID]);
$recovery(tevent, tevent, expr [, ID]);
tevent ::= [posedge | negedge] terminal
[&&& scalar_expr]
path_delay ::== expr | (expr, expr [, expr [, expr, expr, expr]])
terminal ::= ID[range] | ID[expr]

**EXPRESSIONS**

primary
unop primary
expr binop expr
expr ? expr : expr
primary ::==
literal | Ivalue | FCTID({expr,}) | ( expr )

**UNARY OPERATORS**

+, − Positive, Negative
! Logical negation
~ Bitwise negation
&, ~& Bitwise and, nand
|, ~| Bitwise or, nor
^, ~^, ^~ Bitwise xor, xnor

**BINARY OPERATORS**

Increasing precedence:
?: if/else
|| Logical or
&& Logical and
| Bitwise or
^, ^~ Bitwise xor, xnor
& Bitwise and
==, !=, ===, !== Equality
, >= Inequality
<> Logical shift
+, − Addition, Subtraction
*, /, % Multiply, Divide, Modulo

\[ \text{SIZES OF EXPRESSIONS} \]
unsized constant 32
sized constant as specified
i op j +,−, *, /, &, |, ^, ^~ max(L(i), L(j))
op i +, −, ~ L(i)
i op j ===, !=, ==, !=
&&, ||, >, >=,
op i &, ~&, |, ~|, ^, ^~ 1
i op j >>, << L(i)
i ? j : k max(L(j), L(k))
\{i,...,j\} L(i) + ... + L(j)
\{i[j,...k]\} i * (L(j)+...+L(k))
i = j L(i)

\[ \text{SYSTEM TASKS} \]
* indicates tasks not part of the IEEE standard
but mentioned in the informative appendix.

\[ \text{INPUT} \]
$readmemb("fname", ID [, startadd [, stopadd]]);
$readmemh("fname", ID [, startadd [, stopadd]]);
$sreadmemb(ID, startadd, stopadd {, string});
$sreadmemh(ID, startadd, stopadd {, string});

\[ \text{OUTPUT} \]
$display[defbase][[fmtstr,] {expr,}];
$write[defbase] [[fmtstr,] {expr,}];
$strobe[defbase] [[fmtstr,] {expr,}];
$monitor[defbase] [[fmtstr,] {expr,}];
$fdisplay[defbase] [fileno, [fmtstr,] {expr,}];
$fwrite[defbase] [fileno, [fmtstr,] {expr,}];
$fstrobe(fileno, [fmtstr,] {expr,});
$fmonitor(fileno, [fmtstr,] {expr,});
fileno = $fopen("filename");
$fclose(fileno);
defbase ::= h | b | o

TIME
$time "now" as TIME
$stime "now" as INTEGER
$realtime "now" as REAL
$scale(hierid) Scale "foreign" time value
$timeformat(unit#, prec#, "unit", minwidth)
Set time %t display format

SIMULATION CONTROL
$stop Interrupt
$finish Terminate
$save("fn") Save current simulation
$incsave("fn") Delta−save since last save
$restart("fn") Restart with saved simulation
$input("fn") Read commands from file
$log["fn") Enable output logging to file
$nolog Disable output logging
$key["fn") Enable input logging to file
$nokey Disable input logging
$scope(hiername) Set scope to hierarchy
$showscopes Scopes at current scope
$showscopes(1) All scopes at & below scope
$showvars Info on all variables in scope
$showvars(ID) Info on specified variable
$countdrivers(net)>1 driver predicate
$list[(ID)] List source of [named] block
$monitoron Enable $monitor task
$monitoroff Disable $monitor task
$dumpon Enable val change dumping
$dumpoff Disable val change dumping
$dumpfile("fn") Name of dump file
$dumplimit(size) Max size of dump file
$dumpflush Flush dump file buffer
$dumpvars(levels [{, MODID | VARID}])
Variables to dump
$dumpall Force a dump now
$reset([0]) Reset simulation to time 0
$reset(1) Reset and run again
$reset([0]), expr) Reset with reset_value*$reset_value Reset_value of last $reset
$reset_count # of times $reset was used

**MISCELLANEOUS**

$random([ID])
$getpattern(mem) Assign mem content
$rtoi(expr) Convert real to integer
$itor(expr) Convert integer to real
$realtobits(expr) Convert real to 64−bit vector
$bitstoreal(expr) Convert 64−bit vector to real

**ESCAPE SEQUENCES IN FORMAT STRINGS**

\n, \t, \, \" newline, TAB, ", ",
\xxx character as octal value
%% character "%"
%[w.d]e, %[w.d]E display real in scientific form
%[w.d]f, %[w.d]F display real in decimal form
%[w.d]g, %[w.d]G display real in shortest form
%[0]h, %[0]H display in hexadecimal
%[0]d, %[0]D display in decimal
%[0]o, %[0]O display in octal
%[0]b, %[0]B display in binary
%[0]c, %[0]C display as ASCII character
%[0]v, %[0]V display net signal strength
%[0]s, %[0]S display as string
%[0]t, %[0]T display in current time format
%[0]m, %[0]M display hierarchical name

**LEXICAL ELEMENTS**

hierarchical identifier ::= {INSTID .} identifier
identifier ::= letter | _ { alphanumeric | $ | _}
escaped identifer ::= \ {nonwhite}
decimal literal ::=
[+-]integer [. integer] [E|e[+-] integer]
based literal ::= integer " base {hexdigit | x | z}
base ::= b | o | d | h
comment ::= // comment newline
comment block ::= /* comment */
Introduction

I wish I could learn Verilog in one day, well that's every new learners dream. In next few pages I have made an attempt to make this dream a real one for those new learners. There will be some theory, some examples followed by some exercise. Only requirement for this “Verilog in One Day” is that you should be aware of at least one programming language. One thing that makes Verilog and software programming languages different is that, in Verilog execution of different blocks of code is concurrent, where as in software programming language it is sequential. Of course this tutorial is useful for those who have some background in Digital design back ground.

Life before Verilog was life of Schematics, where any design, let it be of any complexity use to designed thought schematics. This method of schematics was difficult to verify and was error prone, thus resulting in lot of design and verify cycles.

Whole of this tutorial is based around a arbiter design and verification. We will follow the typical design flow found here.

- Specs
- High level design
- Low level design or micro design
- RTL coding
- Verification
- Synthesis.

For anything to be designed, we need to have the specs. So lets define specs.

- Two agent arbiter.
- Active high asynchronous reset.
- Fixed priority, with agent 0 having highest priority.
- Grant will be asserted as long as request is asserted.

Once we have the specs, we can draw the block diagram. Since the example that we have taken is a simple one, For the record purpose we can have a block diagram as shown below.

Block diagram of arbiter
Normal digital design flow dictates that we draw a stated machine, from there we draw the truth table with next state transition for each flip-flop. And after that we draw kmaps and from kmaps we can get the optimized circuit. This method works just fine for small design, but with large designs this flow becomes complicated and error prone.

You may refer to the digital section to understand this flow (I think this flow tutorial in Digital section is still under construction).

**Low level design**

Here we can add the signals at the sub module level and also define the state machine if any in greater detail as shown in the figure below.

**Modules**

If you look at the arbiter block, we can see that it has got a name arbiter and input/output ports. Since Verilog is a HDL, it needs to support this, for this purpose we have reserve word "module".

module arbiter is same as block arbiter, Each module should follow with port list as shown in code below.

**Code of module "arbiter"**

If you look closely arbiter block we see that there are arrow marks, (incoming for inputs and outgoing for outputs). In Verilog after we have declared the module name and port names, We can define the direction of each port (In Verilog 2001 we can define ports and port directions at one place), as shown in code below.
module arbiter ( 
  clock , // clock 
  reset , // Active high, syn reset 
  req_0 , // Request 0 
  req_1 , // Request 1 
  gnt_0 , // Grant 0 
  gnt_1 
)

As you can see, we have only two types of ports, input and output. But in real life we can have bi-directional ports also. Verilog allows us to define bi-directional ports as "inout"

Example –

inout read_enable;

One make ask " How do I define vector signals", Well Verilog do provide simple means to declare this too.

Example –

inout [7:0] address;

where left most bit is 7 and rightmost bit is 0. This is little endian conversion.

Summary

- We learn how a block/module is defined in Verilog
- We learn how to define ports and port directions.
- How to declare vector/scalar ports.

Data Type

Oh god what this data type has to do with hardware ?. Well nothing special, it just that people wanted to write one more language that had data types ( need to rephrase it!!!!). No hard feelings :-). 

Actually there are two types of drivers in hardware...
What is this driver?

Driver is the one which can drive a load. (guess, I knew it).

- Driver that can store a value (example flip-flop).
- Driver that can not store value, but connects two points (example wire).

First one is called reg data type and second data type is called wire. You can refer to this page for getting more confused.

There are lot of other data types for making newbie life bit more harder. Lets not worry about them for now.

Examples:

wire and_gate_output;
reg d_flip_flop_output;
reg [7:0] address_bus;

Summary

- wire data type is used for connecting two points.
- reg data type is used for storing values.
- May god bless rest of the data types.

Operators

If you have seen the pre-request for this one day nightmare, you must have guessed now that Operators are same as the one found in any another programming language. So just to make life easies, all operators like in the list below are same as in C language.

<table>
<thead>
<tr>
<th>Operator Type</th>
<th>Operator Symbol</th>
<th>Operation Performed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic</td>
<td>*</td>
<td>Multiply</td>
</tr>
<tr>
<td></td>
<td>/</td>
<td>Division</td>
</tr>
<tr>
<td></td>
<td>+</td>
<td>Add</td>
</tr>
<tr>
<td></td>
<td>−</td>
<td>Subtract</td>
</tr>
<tr>
<td></td>
<td>%</td>
<td>Modulus</td>
</tr>
<tr>
<td></td>
<td>+</td>
<td>Unary plus</td>
</tr>
<tr>
<td></td>
<td>−</td>
<td>Unary minus</td>
</tr>
</tbody>
</table>
Example –

• a = b + c; // That was very easy
• a = 1 << 5; // Hum let me think, ok shift ‘1’ left by 5 position.
• a = !b; // Well does it invert b???
• a = ~b; // How many times do you want to assign to ‘a’, it could cause multiple–drivers.

Summary

• Lets attend C language training again.

Control Statements

Did we come across "if else"," repeat", "while", "for" "case". Man this is getting boring. Looks like Verilog was picked from C language. Functionality of Verilog Control statement is same as C language. Since Verilog is a HDL (Hardware Description Language), this control statements should translate to Hardware, so better be careful when you use control statements. We will see this in detail in synthesis sub–section.
if–else

if–else statement is used for checking a condition to execute a portion of code. If condition does not satisfy, then execute code in other portion of code as shown in code below.

```
if (enable == 1'b1) begin
    data = 10; // Decimal assigned
    address = 16'hDEAD; // Hexa decimal
    wr_enable = 1'b1; // Binary
end else begin
    data = 32'b0;
    wr_enable = 1'b0;
    address = address + 1;
end
```

One could use any operators in the condition checking as in the case of C language. If needed we can have nested if else statements, statements without else is also ok, but then it has its own problem when modeling combinational logic, if statement without else results in a Latch (this is not always true).

case

Case statement is used where we have one variable, which needs to be checked for multiple values. Like a address decoder, where input is address and it needs to checked for all the values that it can take. In Verilog we have casex and casez, This are good for reading, but for implementation purpose just avoid them. You can read about them in regular Verilog text.

Any case statement should begin with case reserved word, and end with encase reserved word. It is always better to have default statement, as this always takes care of un–covered case. Like in FSM, if all cases are not covered and FSM enters into a un–covereded case, this could result in FSM hanging. If we default statement with return to idle state, could bring FSM to safe state.

```
case(address)
    0 : $display ("It is 11:40PM");
    1 : $display ("I am feeling sleepy");
    2 : $display ("Let me skip this tutorial");
    default : $display ("Need to complete");
endcase
```

Looks like address value was 3 and so I am still writing this tutorial. One thing that is common to if–else and case statement is that, if you don’t cover all the cases ( don’t have else in if–else or default in case), and you are trying to write a combination statement, the synthesis tool will infer Latch.

While

While statement checks if a condition results in Boolean true and executed the code within the begin and end statements. Normally while loop is not used for real life modeling, but used in Test benches
As long as free_time variable is set, code within the begin and end will be executed. i.e print "Continue with web development". Let's look at a more strange example, which uses most of the constructs of Verilog. Well you heard it right. Verilog has very few reserve words then VHDL, and in this few, we use even lesser few for actual coding. So good of Verilog...right.

```verilog
module counter (clk,rst,enable,count);
input clk, rst, enable;
output [3:0] count;
reg [3:0] count;

always @(posedge clk or posedge rst)
if (rst)
begin
  count <= 0;
end else begin : COUNT
  while (enable)
  begin
    count <= count + 1;
    disable COUNT;
  end
end
endmodule
```

We will visit this code later

### for loop

"for−loop" statement in Verilog is very close to C language "for−loop" statement, only difference is that ++ and −− operators is not supported in Verilog. So we end up using var = var + 1, as shown below.

```verilog
for (i = 0; i < 16; i = i + 1) begin
  $display ( "Current value of i is %d" , i);
end
```

Above code prints the value of i from 0 to 15. Using of for loop for RTL, should be done only after careful analysis.

### repeat

"repeat" statement in Verilog is same as for loop seen earlier. Below code is simple example of a repeat statement.
repeat (16) begin
$display ( "Current value of i is %d" , i);
i = i + 1;
end

Above example output will be same as the for–loop output. One question that comes to mind, why the hell someone would like to use repeat for implementing hardware.

**Summary**

- while, if–else, case(switch) statements are same as C language.
- if–else and case statements requires all the cases to covered for combinational logic.
- for–loop same as C, but no ++ and −− operators.

**Variable Assignment**

In digital there are two types of elements, combinational and sequential. Of course we know this. But the question is "how do we model this in Verilog". Well Verilog provides two ways to model the combinational logic and only one way to model sequential logic.

- Combination elements can be modeled using assign and always statements.
- Sequential elements can be modeled using only always statement.
- There is third type, which is used in test benches only, it is called initial statement.

Before we discuss about this modeling, lets go back to the second example of while statement. In that example we had used lot of features of Verilog. Verilog allows user to give name to block of code, block of code is something that starts with reserve word "begin" and ends with reserve word "end". Like in the example we have "COUNT" as name of the block. This concept is called named block.

We can disable a block of code, by using reserve word "disable ". In the above example, after the each incremented of counter, COUNT block of code is disabled.

**Initial Blocks**

initial block as name suggests, is executed only once and that too, when simulation starts. This is useful in writing test bench. If we have multiple initial blocks, then all of them are executed at beginning of simulation.

**Example**
In the above example at the beginning of simulation, (i.e when time = 0), all the variables inside the begin and end and driven zero.

Always Blocks
As name suggest, always block executes always. Unlike initial block, which executes only once, at the beginning of simulation. Second difference is always block should have sensitive list or delay associated with it.

Sensitive list is the one which tells the always block when to execute the block of code, as shown in figure below. @ symbol after the always reserved word indicates that always block will be triggers "at" condition in parenthesis after symbol @.

One important note about always block is, it can not drive a wire data type, but can drive reg and integer data type.

Above example is a 2:1 mux, with input a and b, sel is the select input and y is mux output. In any combination logic output is changes, whenever the input changes. This theory when applied to always blocks means that, the code inside always block needs to be executed when ever the input variables (or output controlling variables) change. This variables are the one which are included in the sensitive list, namely a, b and sel.

There are two types of sensitive list, the one which are level sensitive (like combinational circuits) and the one which are edge sensitive (like flip−flops). below the code is same 2:1 Mux but the output y now is output of a flip−flop.
We normally have reset to flip−flops, thus every time clock makes transition from 0 to 1 (posedge), we check if reset is asserted (synchronous reset), and followed by normal logic. If look closely we see that in the case of combinational logic we had "=" for assignment, and for the sequential block we had "<=" operator. Well "=" is block assignment and "=" is nonblocking assignment. "=" executes code sequentially inside a begin and end, where as nonblocking "=" executes in parallel.

We can have always block without sensitive list, in that case we need to have delay as shown in code below.

```verilog
always begin
   #5 clk = ~clk;
end
```

#5 in front of the statement delays the execution of the statement by 5 time units.

### Assign Statement

Assign statement is used for modeling only combinational logic and it is executed continuously. So assign statement called continuous assignment statement as there is no sensitive list.

```verilog
assign out = (enable) ? data : 1'bz;
```

Above example is a tri−state buffer. When enable is 1, data is driven to out, else out is pulled to high−impedance. We can have nested conditional operator to construct mux, decoders and encoders.

```verilog
assign out = data;
```

Above example is a simple buffer.

### Task and Function

Just repeating same old thing again and again, Like any other programming language, Verilog provides means to address repeated used code, this are called Task and Functions. I wish I had something similar for the webpage, just call it to print this programming language stuff again and again.
Below code is used for calculating even parity.

```verilog
function parity;
  input [31:0] data;
  integer i;
  begin
    parity = 0;
    for (i = 0; i < 32; i = i + 1) begin
      parity = parity ^ data[i];
    end
  end
endfunction
```

Function and task have same syntax, few difference is task can have delays, where function can not have any delay. Which means function can be used for modeling combination logic.

Test Benches

Ok, now we have code written according to the design document, now what?

Well we need to test it to see if it works according to specs. Most of the time, its same as we use to do in digital labs in college days. Drive the inputs, match the outputs with expected values. Lets look at the arbiter testbench.

```verilog
module arbiter_tb;
  reg clock, reset, req0,req1;
  wire gnt0,gnt1;

  initial begin
    $monitor ( "req0=%b, req1=%b, gnt0=%b,gnt1=%b" , req0,req0,gnt0,gnt1);
    clock = 0;
    reset = 0;
    req0 = 0;
    req1 = 0;
    #5 reset = 1;
    #15 reset = 0;
    #10 req0 = 1;
    #10 req0 = 0;
    #10 req1 = 1;
    #10 req1 = 0;
    #10 {req0,req1} = 2'b11;
    #10 {req0,req1} = 2'b00;
    #10 $finish;
  end
end
```
always begin
  #5 clock = !clock; // Generate clock
end

arbiter U0 (clock, reset, req_0, req_1, gnt_0, gnt_1);
endmodule

Its looks like we have declared all the arbiter inputs as reg and outputs as wire, well that's true. We are doing this as test bench needs to drive inputs and needs to monitor outputs.

After we have declared all the needed variables, we initialize all the inputs to known state, we do that in the initial block. After initialization, we assert/de-assert reset, req0, req1 in the sequence we want to test the arbiter. Clock is generated with always block.

After we have done with the testing, we need to stop the simulator. Well we use $finish to terminate simulation. $monitor is used to monitor the changes in the signal list and print them in the format we want.

req0=0, req1=0, gnt0=x,gnt1=x
req0=0, req1=0, gnt0=0,gnt1=0
req0=1, req1=0, gnt0=0,gnt1=0
req0=0, req1=0, gnt0=1,gnt1=0
req0=0, req1=1, gnt0=1,gnt1=0
req0=0, req1=1, gnt0=0,gnt1=1
req0=0, req1=0, gnt0=0,gnt1=1
req0=1, req1=1, gnt0=0,gnt1=1
req0=1, req1=1, gnt0=1,gnt1=0
req0=0, req1=0, gnt0=1,gnt1=0

I have used Icarus Verilog simulator to generate the above output.